JPS63308656A - ブロックアクセス制御装置 - Google Patents

ブロックアクセス制御装置

Info

Publication number
JPS63308656A
JPS63308656A JP62143259A JP14325987A JPS63308656A JP S63308656 A JPS63308656 A JP S63308656A JP 62143259 A JP62143259 A JP 62143259A JP 14325987 A JP14325987 A JP 14325987A JP S63308656 A JPS63308656 A JP S63308656A
Authority
JP
Japan
Prior art keywords
signal
block access
block
access
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62143259A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0543143B2 (OSRAM
Inventor
Masahito Mihashi
雅人 三橋
Takeshi Kitahara
北原　毅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62143259A priority Critical patent/JPS63308656A/ja
Publication of JPS63308656A publication Critical patent/JPS63308656A/ja
Publication of JPH0543143B2 publication Critical patent/JPH0543143B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP62143259A 1987-06-10 1987-06-10 ブロックアクセス制御装置 Granted JPS63308656A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62143259A JPS63308656A (ja) 1987-06-10 1987-06-10 ブロックアクセス制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62143259A JPS63308656A (ja) 1987-06-10 1987-06-10 ブロックアクセス制御装置

Publications (2)

Publication Number Publication Date
JPS63308656A true JPS63308656A (ja) 1988-12-16
JPH0543143B2 JPH0543143B2 (OSRAM) 1993-06-30

Family

ID=15334588

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62143259A Granted JPS63308656A (ja) 1987-06-10 1987-06-10 ブロックアクセス制御装置

Country Status (1)

Country Link
JP (1) JPS63308656A (OSRAM)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1992003791A1 (fr) * 1990-08-24 1992-03-05 Fujitsu Limited Systeme d'acces memoire
JPH076084A (ja) * 1993-03-22 1995-01-10 Compaq Computer Corp フルパイプライン共起メモリ制御器
JPH07295921A (ja) * 1994-04-26 1995-11-10 Nec Ic Microcomput Syst Ltd データ処理装置
US6598099B2 (en) 1994-01-21 2003-07-22 Hitachi, Ltd. Data transfer control method, and peripheral circuit, data processor and data processing system for the method
JP2013532325A (ja) * 2010-06-01 2013-08-15 アップル インコーポレイテッド 適応予測によるクリティカルワードの転送

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57125425A (en) * 1981-01-28 1982-08-04 Hitachi Ltd System for information transmission

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57125425A (en) * 1981-01-28 1982-08-04 Hitachi Ltd System for information transmission

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1992003791A1 (fr) * 1990-08-24 1992-03-05 Fujitsu Limited Systeme d'acces memoire
US5586282A (en) * 1990-08-24 1996-12-17 Fujitsu Limited Memory system employing pipeline process for accessing memory banks
JPH076084A (ja) * 1993-03-22 1995-01-10 Compaq Computer Corp フルパイプライン共起メモリ制御器
US6598099B2 (en) 1994-01-21 2003-07-22 Hitachi, Ltd. Data transfer control method, and peripheral circuit, data processor and data processing system for the method
US6643720B2 (en) 1994-01-21 2003-11-04 Hitachi, Ltd. Data transfer control method, and peripheral circuit, data processor and data processing system for the method
US7203809B2 (en) 1994-01-21 2007-04-10 Renesas Technology Corp. Data transfer control method, and peripheral circuit, data processor and processing system for the method
JPH07295921A (ja) * 1994-04-26 1995-11-10 Nec Ic Microcomput Syst Ltd データ処理装置
JP2013532325A (ja) * 2010-06-01 2013-08-15 アップル インコーポレイテッド 適応予測によるクリティカルワードの転送

Also Published As

Publication number Publication date
JPH0543143B2 (OSRAM) 1993-06-30

Similar Documents

Publication Publication Date Title
FI95971B (fi) Laite ja menetelmä sivutettuun muistiin pääsemiseksi tietokonejärjestelmässä
KR900004006B1 (ko) 마이크로 프로세서 시스템
JPS63308656A (ja) ブロックアクセス制御装置
JP3043341B2 (ja) マイクロコンピュータシステム
JP2689452B2 (ja) 記憶装置
JPS6383844A (ja) マイクロプロセツサシステム
JPH0133862B2 (OSRAM)
JPH0222748A (ja) 不揮発生メモリ制御回路
JP2819733B2 (ja) 情報処理装置
JPH0317135B2 (OSRAM)
JPH03136136A (ja) 命令実行時刻制御方式
JP2625573B2 (ja) ダイレクトメモリアクセス制御装置
JP2564624B2 (ja) スタック方式
JPH07253962A (ja) 半導体装置
JP2581144B2 (ja) バス制御装置
JPH02153444A (ja) メモリ制御回路
JPS6126089B2 (OSRAM)
JPS61161560A (ja) メモリ装置
JPS62282352A (ja) バスアクセス制御装置
JPH08171488A (ja) データアドレス制御回路
JPS58205258A (ja) デ−タ処理装置
JPS61165136A (ja) バツフアアクセス要求制御方式
JPH0877125A (ja) 非同期データの同期化転送方式
JPS6125167B2 (OSRAM)
JPS5896346A (ja) 階層型演算方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees