JPS6328368B2 - - Google Patents
Info
- Publication number
- JPS6328368B2 JPS6328368B2 JP9224180A JP9224180A JPS6328368B2 JP S6328368 B2 JPS6328368 B2 JP S6328368B2 JP 9224180 A JP9224180 A JP 9224180A JP 9224180 A JP9224180 A JP 9224180A JP S6328368 B2 JPS6328368 B2 JP S6328368B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- counter
- clock pulse
- cnt
- preset
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000000630 rising effect Effects 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/665—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by presetting
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9224180A JPS5718128A (en) | 1980-07-08 | 1980-07-08 | Frequency dividing circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9224180A JPS5718128A (en) | 1980-07-08 | 1980-07-08 | Frequency dividing circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5718128A JPS5718128A (en) | 1982-01-29 |
JPS6328368B2 true JPS6328368B2 (en, 2012) | 1988-06-08 |
Family
ID=14048932
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9224180A Granted JPS5718128A (en) | 1980-07-08 | 1980-07-08 | Frequency dividing circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5718128A (en, 2012) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59125039A (ja) * | 1982-12-30 | 1984-07-19 | Yamamoto Suiatsu Kogyosho:Kk | 複合圧潰試験方法 |
JPS60121337U (ja) * | 1984-01-26 | 1985-08-16 | クラリオン株式会社 | 分周回路 |
JPS61102819A (ja) * | 1984-10-24 | 1986-05-21 | Yokogawa Hokushin Electric Corp | 2/3分周回路 |
US4975931A (en) * | 1988-12-19 | 1990-12-04 | Hughes Aircraft Company | High speed programmable divider |
US5304938A (en) * | 1992-11-18 | 1994-04-19 | Gec Plessey Semiconductors, Inc. | Method and apparatus for providing a lower frequency signal with reference to a higher frequency signal |
TW379293B (en) * | 1994-04-01 | 2000-01-11 | Ibm | Apparatus and method for generating a clock in a microprocessor |
-
1980
- 1980-07-08 JP JP9224180A patent/JPS5718128A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5718128A (en) | 1982-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5361290A (en) | Clock generating circuit for use in single chip microcomputer | |
JP2572283B2 (ja) | 可変分周回路 | |
JPS6243568B2 (en, 2012) | ||
US4031476A (en) | Non-integer frequency divider having controllable error | |
JPS6328368B2 (en, 2012) | ||
JPH0199322A (ja) | 分周装置 | |
JP3649874B2 (ja) | 分周回路 | |
US5127036A (en) | Fifty percent duty cycle divided-by-m counter | |
US4454499A (en) | Digital Miller decoder | |
US4224574A (en) | Digital frequency quadrupler | |
US4081755A (en) | Baud rate generator utilizing single clock source | |
JP2908080B2 (ja) | 可変分周回路 | |
JP2689539B2 (ja) | 分周器 | |
JPS59190724A (ja) | 周波数可変のパルス発生器 | |
JP2547723B2 (ja) | 分周回路 | |
SU1383495A2 (ru) | Делитель частоты с дробным коэффициентом делени | |
JP2958220B2 (ja) | 位相信号変換方法及び位相信号変換器 | |
SU1677870A1 (ru) | Управл емый делитель частоты с дробным коэффициентом делени | |
SU1125618A2 (ru) | Устройство дл вычислени квадратного корн | |
SU1418686A1 (ru) | Генератор кода Гре | |
JPH0611104B2 (ja) | パルス幅変調器 | |
SU813679A1 (ru) | Цифровой синтезатор частот | |
JP2754005B2 (ja) | 多相パルス発生回路 | |
JP2563238B2 (ja) | カウンタ回路 | |
SU1127097A1 (ru) | Делитель частоты с переменным коэффициентом делени |