JPS63226053A - 混成集積チツプモジユ−ル - Google Patents
混成集積チツプモジユ−ルInfo
- Publication number
- JPS63226053A JPS63226053A JP62059358A JP5935887A JPS63226053A JP S63226053 A JPS63226053 A JP S63226053A JP 62059358 A JP62059358 A JP 62059358A JP 5935887 A JP5935887 A JP 5935887A JP S63226053 A JPS63226053 A JP S63226053A
- Authority
- JP
- Japan
- Prior art keywords
- hybrid integrated
- chip carrier
- chip module
- lead
- electrodes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62059358A JPS63226053A (ja) | 1987-03-13 | 1987-03-13 | 混成集積チツプモジユ−ル |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62059358A JPS63226053A (ja) | 1987-03-13 | 1987-03-13 | 混成集積チツプモジユ−ル |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63226053A true JPS63226053A (ja) | 1988-09-20 |
| JPH0558665B2 JPH0558665B2 (enrdf_load_stackoverflow) | 1993-08-27 |
Family
ID=13110962
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62059358A Granted JPS63226053A (ja) | 1987-03-13 | 1987-03-13 | 混成集積チツプモジユ−ル |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63226053A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6774500B1 (en) * | 1999-07-28 | 2004-08-10 | Seiko Epson Corporation | Substrate for semiconductor device, semiconductor chip mounting substrate, semiconductor device and method of fabrication thereof, and circuit board, together with electronic equipment |
-
1987
- 1987-03-13 JP JP62059358A patent/JPS63226053A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6774500B1 (en) * | 1999-07-28 | 2004-08-10 | Seiko Epson Corporation | Substrate for semiconductor device, semiconductor chip mounting substrate, semiconductor device and method of fabrication thereof, and circuit board, together with electronic equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0558665B2 (enrdf_load_stackoverflow) | 1993-08-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4819041A (en) | Surface mounted integrated circuit chip package and method for making same | |
| JP2002506289A (ja) | 多数の半導体チップを有する半導体素子 | |
| JP3656861B2 (ja) | 半導体集積回路装置及び半導体集積回路装置の製造方法 | |
| JPH0210571B2 (enrdf_load_stackoverflow) | ||
| JPS63226053A (ja) | 混成集積チツプモジユ−ル | |
| JPH08191186A (ja) | 多層配線基板 | |
| JP2722451B2 (ja) | 半導体装置 | |
| JPH02164096A (ja) | 多層電子回路基板とその製造方法 | |
| JPS63273340A (ja) | 混成集積回路装置 | |
| JPH0458189B2 (enrdf_load_stackoverflow) | ||
| JPH0722730A (ja) | 複合電子部品 | |
| JPS5823956B2 (ja) | インサツハイセンバン | |
| JP2541494B2 (ja) | 半導体装置 | |
| JP2970075B2 (ja) | チップキャリヤ | |
| JPH0519974Y2 (enrdf_load_stackoverflow) | ||
| JPH04139737A (ja) | 半導体チップの実装方法 | |
| JPS63283051A (ja) | 混成集積回路装置用基板 | |
| JPH0314292A (ja) | 高密度実装モジュールの製造方法 | |
| JP3615236B2 (ja) | 混成集積回路装置 | |
| JP2544272Y2 (ja) | 混成集積回路 | |
| JP3405718B2 (ja) | 半導体装置 | |
| JPH0282691A (ja) | 半導体素子の実装構造 | |
| JPH05152706A (ja) | 回路基板の実装構造 | |
| JP2599290Y2 (ja) | ハイブリッドic | |
| JPH05226518A (ja) | 混成集積回路装置 |