JPS6320066B2 - - Google Patents
Info
- Publication number
- JPS6320066B2 JPS6320066B2 JP54024991A JP2499179A JPS6320066B2 JP S6320066 B2 JPS6320066 B2 JP S6320066B2 JP 54024991 A JP54024991 A JP 54024991A JP 2499179 A JP2499179 A JP 2499179A JP S6320066 B2 JPS6320066 B2 JP S6320066B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- bipolar
- circuit
- duty ratio
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Dc Digital Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2499179A JPS55118118A (en) | 1979-03-02 | 1979-03-02 | Integrated circuit formed intra-office line interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2499179A JPS55118118A (en) | 1979-03-02 | 1979-03-02 | Integrated circuit formed intra-office line interface |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55118118A JPS55118118A (en) | 1980-09-10 |
| JPS6320066B2 true JPS6320066B2 (enExample) | 1988-04-26 |
Family
ID=12153436
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2499179A Granted JPS55118118A (en) | 1979-03-02 | 1979-03-02 | Integrated circuit formed intra-office line interface |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55118118A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5687176A (en) * | 1995-06-09 | 1997-11-11 | Hubbell Incorporated | Zero byte substitution method and apparatus for telecommunications equipment |
-
1979
- 1979-03-02 JP JP2499179A patent/JPS55118118A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55118118A (en) | 1980-09-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4543652A (en) | Time-division switching unit | |
| US6772251B1 (en) | Bit interleaved data serial interface | |
| JPS6234308B2 (enExample) | ||
| US20100257293A1 (en) | Route Lookup System, Ternary Content Addressable Memory, and Network Processor | |
| US4516236A (en) | Full-duplex transmission of bit streams serially and in bit-synchronism on a bus between two terminals. | |
| GB2128450A (en) | Time-division switching unit | |
| JPS6320066B2 (enExample) | ||
| JPH0669911A (ja) | データ伝送回路 | |
| US4694470A (en) | Data transmission circuit | |
| JP3300851B2 (ja) | 半2重制御光モデム | |
| JPS59502009A (ja) | パケツト形式の高速デ−タを受信する装置 | |
| KR970009695B1 (ko) | 디(d)채널 제어장치 | |
| JP2532405Y2 (ja) | データ伝送回路 | |
| JPS6330037A (ja) | 信号伝送装置 | |
| SU1509916A1 (ru) | Устройство дл сопр жени абонента с ЭВМ | |
| SU1159170A1 (ru) | Многоканальное устройство дл передачи дискретной информации | |
| JPH0620198B2 (ja) | タイミング生成回路 | |
| SU1481779A1 (ru) | Устройство дл сопр жени процессора с пам тью | |
| JP2735513B2 (ja) | 多重化変復調装置 | |
| JPS6121649A (ja) | 回線交換型ル−プネツトワ−ク | |
| JPS61206339A (ja) | インタフエ−ス速度変換方式 | |
| JPS6163127A (ja) | 時分割多重変換装置 | |
| JPS609248A (ja) | デ−タ交換システム | |
| JPS5815990B2 (ja) | 時分割多重装置のための信号の標本化方式 | |
| JPH0230256A (ja) | 双方向シリアル通信方式 |