JPS6320023B2 - - Google Patents
Info
- Publication number
- JPS6320023B2 JPS6320023B2 JP53124904A JP12490478A JPS6320023B2 JP S6320023 B2 JPS6320023 B2 JP S6320023B2 JP 53124904 A JP53124904 A JP 53124904A JP 12490478 A JP12490478 A JP 12490478A JP S6320023 B2 JPS6320023 B2 JP S6320023B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- mos transistor
- potential
- depletion layer
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/857—Complementary IGFETs, e.g. CMOS comprising an N-type well but not a P-type well
Landscapes
- Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12490478A JPS5552267A (en) | 1978-10-11 | 1978-10-11 | Semiconductor meomory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12490478A JPS5552267A (en) | 1978-10-11 | 1978-10-11 | Semiconductor meomory |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5552267A JPS5552267A (en) | 1980-04-16 |
JPS6320023B2 true JPS6320023B2 (enrdf_load_stackoverflow) | 1988-04-26 |
Family
ID=14896978
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12490478A Granted JPS5552267A (en) | 1978-10-11 | 1978-10-11 | Semiconductor meomory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5552267A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6088458A (ja) * | 1983-10-20 | 1985-05-18 | Toshiba Corp | 半導体記憶装置 |
US4868628A (en) * | 1984-08-22 | 1989-09-19 | Signetics Corporation | CMOS RAM with merged bipolar transistor |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5927110B2 (ja) * | 1975-08-22 | 1984-07-03 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
-
1978
- 1978-10-11 JP JP12490478A patent/JPS5552267A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5552267A (en) | 1980-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6359802B1 (en) | One-transistor and one-capacitor DRAM cell for logic process technology | |
CN102194516B (zh) | Sram型存储器单元 | |
KR101249648B1 (ko) | 반도체장치 및 그것을 이용한 반도체집적회로 | |
US20070189060A1 (en) | Semiconductor memory | |
CN102844869A (zh) | 电子器件和系统,以及用于该电子器件和系统的制造和使用方法 | |
JP2005514775A (ja) | 微分負性抵抗電界効果トランジスタを用いたメモリセル | |
CN102246312B (zh) | 结场效应晶体管装置结构及其制作方法 | |
JP2012119050A (ja) | 半導体メモリ装置および半導体メモリ装置の駆動方法 | |
US4084108A (en) | Integrated circuit device | |
US12402323B2 (en) | Embedded semiconductor random access memory structure and control method therefor | |
JPS6050066B2 (ja) | Mos半導体集積回路装置 | |
JPS6252473B2 (enrdf_load_stackoverflow) | ||
WO2022261827A1 (zh) | 存储器及其制造方法 | |
KR19980080856A (ko) | 반도체 장치 | |
JPS6320023B2 (enrdf_load_stackoverflow) | ||
KR20050044397A (ko) | 메모리 장치 | |
KR960010072B1 (ko) | 반도체 메모리장치 | |
JP2007042797A (ja) | 半導体集積回路 | |
JPH0362306B2 (enrdf_load_stackoverflow) | ||
JP2003078026A (ja) | ダブルゲートmosトランジスタ構造による高集積メモリ回路 | |
KR0138319B1 (ko) | 스태틱 랜덤 억세스 메모리소자 및 그 제조방법 | |
JPH0410227B2 (enrdf_load_stackoverflow) | ||
KR100338816B1 (ko) | Sram의 mos 트랜지스터 및 박막 트랜지스터의게이트전극 형성방법 | |
JPH09283640A (ja) | スタティック型半導体メモリ装置 | |
CN119451083A (zh) | 半导体结构及其形成方法 |