JPS63184964A - フアイル制御方式 - Google Patents

フアイル制御方式

Info

Publication number
JPS63184964A
JPS63184964A JP1800487A JP1800487A JPS63184964A JP S63184964 A JPS63184964 A JP S63184964A JP 1800487 A JP1800487 A JP 1800487A JP 1800487 A JP1800487 A JP 1800487A JP S63184964 A JPS63184964 A JP S63184964A
Authority
JP
Japan
Prior art keywords
data
file
read
devices
adapter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1800487A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0574144B2 (cg-RX-API-DMAC7.html
Inventor
Yukio Kameda
亀田　幸男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP1800487A priority Critical patent/JPS63184964A/ja
Publication of JPS63184964A publication Critical patent/JPS63184964A/ja
Publication of JPH0574144B2 publication Critical patent/JPH0574144B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)
JP1800487A 1987-01-28 1987-01-28 フアイル制御方式 Granted JPS63184964A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1800487A JPS63184964A (ja) 1987-01-28 1987-01-28 フアイル制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1800487A JPS63184964A (ja) 1987-01-28 1987-01-28 フアイル制御方式

Publications (2)

Publication Number Publication Date
JPS63184964A true JPS63184964A (ja) 1988-07-30
JPH0574144B2 JPH0574144B2 (cg-RX-API-DMAC7.html) 1993-10-15

Family

ID=11959545

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1800487A Granted JPS63184964A (ja) 1987-01-28 1987-01-28 フアイル制御方式

Country Status (1)

Country Link
JP (1) JPS63184964A (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009244923A (ja) * 2008-03-28 2009-10-22 Toshiba Corp 負荷分散システム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009244923A (ja) * 2008-03-28 2009-10-22 Toshiba Corp 負荷分散システム

Also Published As

Publication number Publication date
JPH0574144B2 (cg-RX-API-DMAC7.html) 1993-10-15

Similar Documents

Publication Publication Date Title
KR930016888A (ko) 컴퓨터 시스템 및 시스템 메모리 액세스 제어방법
JPS63155843A (ja) デ−タ転送速度可変制御方式
JPS58217069A (ja) マルチ・マイクロコンピユ−タの通信方式
JPS63184964A (ja) フアイル制御方式
JPH0427583B2 (cg-RX-API-DMAC7.html)
JPS6052458B2 (ja) 二重化した計算機制御システム
JPS63292356A (ja) Ｄｍａ制御装置
JPH0752403B2 (ja) データ転送方法及びその装置
JPS62169246A (ja) ログデ−タ処理方式
JPH048037A (ja) 多相データバス送信制御回路
JPS63245745A (ja) バツフア記憶制御装置
JPH0423061A (ja) 情報処理システムおよびデータ転送方式
JP2553128B2 (ja) データバッファ装置
JPS58103053A (ja) 共有記憶システム
JP3343460B2 (ja) Ｈｄｌｃフレーム処理装置
JPS59106024A (ja) Ｄｍａ制御装置
JPH0378848A (ja) バックアップデータ転送方式
JPH04114254A (ja) バス制御方式
JPS61201368A (ja) 画像情報転送装置
JPH0776946B2 (ja) 多重書きフアイルサブシステム
WO1993010499A1 (en) Device for transmission of data
JPS63259746A (ja) バンクメモリ間のデ−タ転送方式
JPH01114961A (ja) ダイレクトメモリアクセス制御装置
JPH01161465A (ja) バス・インタフェース
JPS61107593A (ja) 磁気バブルメモリ装置

Legal Events

Date Code Title Description
S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313532

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees