JPS631776B2 - - Google Patents
Info
- Publication number
- JPS631776B2 JPS631776B2 JP55006355A JP635580A JPS631776B2 JP S631776 B2 JPS631776 B2 JP S631776B2 JP 55006355 A JP55006355 A JP 55006355A JP 635580 A JP635580 A JP 635580A JP S631776 B2 JPS631776 B2 JP S631776B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- nand gate
- signal
- input
- flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP635580A JPS56104529A (en) | 1980-01-24 | 1980-01-24 | Flip-flop circuit |
DE8181100401T DE3160495D1 (en) | 1980-01-24 | 1981-01-21 | D-flip-flop circuit |
EP81100401A EP0033125B1 (de) | 1980-01-24 | 1981-01-21 | Schaltkreis für ein D-Flip-Flop |
US06/227,562 US4374331A (en) | 1980-01-24 | 1981-01-22 | D-Type flip-flop circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP635580A JPS56104529A (en) | 1980-01-24 | 1980-01-24 | Flip-flop circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56104529A JPS56104529A (en) | 1981-08-20 |
JPS631776B2 true JPS631776B2 (en, 2012) | 1988-01-14 |
Family
ID=11636054
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP635580A Granted JPS56104529A (en) | 1980-01-24 | 1980-01-24 | Flip-flop circuit |
Country Status (4)
Country | Link |
---|---|
US (1) | US4374331A (en, 2012) |
EP (1) | EP0033125B1 (en, 2012) |
JP (1) | JPS56104529A (en, 2012) |
DE (1) | DE3160495D1 (en, 2012) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6321288U (en, 2012) * | 1986-07-21 | 1988-02-12 | ||
DE102021126018A1 (de) | 2020-11-02 | 2022-05-05 | Mitsubishi Electric Corporation | Halbleitervorrichtung und Verfahren zum Herstellen einer Halbleitervorrichtung |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4439690A (en) * | 1982-04-26 | 1984-03-27 | International Business Machines Corporation | Three-gate hazard-free polarity hold latch |
US4730131A (en) * | 1985-01-28 | 1988-03-08 | General Electric Company | Input signal conditioning circuit |
US4771405A (en) * | 1986-04-14 | 1988-09-13 | Motorola, Inc. | Hidden control bits in a control register |
JPH04150224A (ja) * | 1990-10-15 | 1992-05-22 | Internatl Business Mach Corp <Ibm> | 集積回路 |
JP3087355B2 (ja) * | 1991-07-15 | 2000-09-11 | 日本電気株式会社 | デルタシグマ変調器 |
US5414745A (en) * | 1993-06-01 | 1995-05-09 | Advanced Micro Devices, Inc. | Synchronized clocking disable and enable circuit |
US5557225A (en) * | 1994-12-30 | 1996-09-17 | Intel Corporation | Pulsed flip-flop circuit |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5180755A (en, 2012) * | 1975-01-10 | 1976-07-14 | Kokusai Denshin Denwa Co Ltd | |
US4093878A (en) * | 1976-11-29 | 1978-06-06 | Ncr Corporation | De-glitchablenon-metastable flip-flop circuit |
-
1980
- 1980-01-24 JP JP635580A patent/JPS56104529A/ja active Granted
-
1981
- 1981-01-21 EP EP81100401A patent/EP0033125B1/de not_active Expired
- 1981-01-21 DE DE8181100401T patent/DE3160495D1/de not_active Expired
- 1981-01-22 US US06/227,562 patent/US4374331A/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6321288U (en, 2012) * | 1986-07-21 | 1988-02-12 | ||
DE102021126018A1 (de) | 2020-11-02 | 2022-05-05 | Mitsubishi Electric Corporation | Halbleitervorrichtung und Verfahren zum Herstellen einer Halbleitervorrichtung |
Also Published As
Publication number | Publication date |
---|---|
DE3160495D1 (en) | 1983-08-04 |
EP0033125B1 (de) | 1983-06-29 |
US4374331A (en) | 1983-02-15 |
JPS56104529A (en) | 1981-08-20 |
EP0033125A1 (de) | 1981-08-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4157480A (en) | Inverters and logic gates employing inverters | |
JPS631776B2 (en, 2012) | ||
EP1237282B1 (en) | Circuit for the detection of clock signal period abnormalities | |
US4607173A (en) | Dual-clock edge triggered flip-flop circuits | |
JPS59151523A (ja) | 遷移検出回路 | |
US5187385A (en) | Latch circuit including filter for metastable prevention | |
JP2748765B2 (ja) | 多数決回路 | |
JP2602404Y2 (ja) | カウンタ回路 | |
JP2949945B2 (ja) | 伝送路切替回路 | |
JP3277510B2 (ja) | フェイルセーフ論理回路 | |
JPH0644031B2 (ja) | テスト回路 | |
KR930007789Y1 (ko) | 글리치에 따른 시스템 리세트 방지회로 | |
RU1802407C (ru) | Мажоритарное устройство | |
JPH0625056Y2 (ja) | Eclモノマルチ回路 | |
EP0215494A1 (en) | Two-state memory device | |
SU470810A1 (ru) | Устройство дл обнаружени ошибок в контрольном оборудовании | |
JPH039428B2 (en, 2012) | ||
JPS61101802A (ja) | 非常停止信号入力回路 | |
JPH0147935B2 (en, 2012) | ||
JPS639768B2 (en, 2012) | ||
SU1501060A1 (ru) | Самодиагностируемый парафазный элемент И | |
JPH0795090B2 (ja) | 半導体集積回路のテストモード設定回路 | |
JPS636166B2 (en, 2012) | ||
JPS60124133A (ja) | メモリ・スリップ検出回路 | |
JPS58103093A (ja) | 障害検知伝送装置 |