JPS636166B2 - - Google Patents
Info
- Publication number
- JPS636166B2 JPS636166B2 JP11393981A JP11393981A JPS636166B2 JP S636166 B2 JPS636166 B2 JP S636166B2 JP 11393981 A JP11393981 A JP 11393981A JP 11393981 A JP11393981 A JP 11393981A JP S636166 B2 JPS636166 B2 JP S636166B2
- Authority
- JP
- Japan
- Prior art keywords
- flip
- circuit
- gate circuit
- flop
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 7
- 230000000694 effects Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
- H03K23/54—Ring counters, i.e. feedback shift register counters
- H03K23/544—Ring counters, i.e. feedback shift register counters with a base which is an odd number
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11393981A JPS5815332A (ja) | 1981-07-20 | 1981-07-20 | 3進リングカウンタ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11393981A JPS5815332A (ja) | 1981-07-20 | 1981-07-20 | 3進リングカウンタ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5815332A JPS5815332A (ja) | 1983-01-28 |
JPS636166B2 true JPS636166B2 (en, 2012) | 1988-02-08 |
Family
ID=14624982
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11393981A Granted JPS5815332A (ja) | 1981-07-20 | 1981-07-20 | 3進リングカウンタ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5815332A (en, 2012) |
-
1981
- 1981-07-20 JP JP11393981A patent/JPS5815332A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5815332A (ja) | 1983-01-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4760291A (en) | Synchronous bus type semiconductor circuit wherein two control signals share common terminal | |
EP0524642A2 (en) | Register control circuit for initialization of registers | |
JP2619448B2 (ja) | ディジタル式位相比較回路 | |
US4374331A (en) | D-Type flip-flop circuit | |
US4085341A (en) | Integrated injection logic circuit having reduced delay | |
EP0147597A1 (en) | Single clocked latch circuit | |
JPS636166B2 (en, 2012) | ||
JPS6179318A (ja) | フリツプフロツプ回路 | |
JPS639768B2 (en, 2012) | ||
JPH0445306Y2 (en, 2012) | ||
JP2690615B2 (ja) | 論理回路 | |
JP2666429B2 (ja) | 微分回路 | |
JPS6256598B2 (en, 2012) | ||
KR920003883B1 (ko) | 수동 셑/리셑 구동회로 | |
JPS605492A (ja) | 半導体メモリ装置のアドレスバツフア回路 | |
SU1264312A1 (ru) | Д-триггер | |
JPS639770B2 (en, 2012) | ||
JP2658327B2 (ja) | 論理回路 | |
JPS5923136B2 (ja) | カウンタ回路 | |
SU1497743A1 (ru) | Пересчетное устройство в @ -кодах Фибоначчи | |
SU1175016A1 (ru) | Триггер | |
JPS60127819A (ja) | バイナリ−カウンタ | |
JPH0369446B2 (en, 2012) | ||
JPS6339168B2 (en, 2012) | ||
JPS59158621A (ja) | パワ−オンクリア回路 |