JPS63147036U - - Google Patents
Info
- Publication number
- JPS63147036U JPS63147036U JP4021787U JP4021787U JPS63147036U JP S63147036 U JPS63147036 U JP S63147036U JP 4021787 U JP4021787 U JP 4021787U JP 4021787 U JP4021787 U JP 4021787U JP S63147036 U JPS63147036 U JP S63147036U
- Authority
- JP
- Japan
- Prior art keywords
- channel
- channel mos
- mos transistor
- inverter
- mos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Logic Circuits (AREA)
Description
第1図は本考案の実施例を示す回路図、第2図
は従来例を示す回路図である。
7…出力ドライバ、8…第1のC―MOSイン
バータ、9…第2のC―MOSインバータ、10
…遅延回路。
FIG. 1 is a circuit diagram showing an embodiment of the present invention, and FIG. 2 is a circuit diagram showing a conventional example. 7... Output driver, 8... First C-MOS inverter, 9... Second C-MOS inverter, 10
...Delay circuit.
Claims (1)
ジスタから成る出力ドライバと、入力信号が印加
され出力が前記PチヤンネルMOSトランジスタ
のゲートに印加された第1のC―MOSインバー
タと、入力信号が印加され出力が前記Nチヤンネ
ルMOSトランジスタのゲートに印加された第2
のC―MOSインバータと、前記第1のC―MO
SインバータのNチヤンネルMOSトランジスタ
と直列接続されたNチヤンネルMOSトランジス
タと、前記第2のC―MOSインバータのPチヤ
ンネルMOSトランジスタと直列接続されたPチ
ヤンネルMOSトランジスタと、前記入力信号が
印加され出力が前記第1及び第2のC―MOSイ
ンバータと直列接続されたNチヤンネル及びPチ
ヤンネルのMOSトランジスタのゲートに印加さ
れた遅延回路とを備えた出力バツフア回路。 an output driver consisting of P-channel and N-channel MOS transistors; a first C-MOS inverter to which an input signal is applied and whose output is applied to the gate of the P-channel MOS transistor; The second voltage applied to the gate of the channel MOS transistor
a C-MOS inverter, and the first C-MOS
An N-channel MOS transistor connected in series with the N-channel MOS transistor of the S-inverter, and a P-channel MOS transistor connected in series with the P-channel MOS transistor of the second C-MOS inverter, to which the input signal is applied and the output is An output buffer circuit comprising a delay circuit applied to the gates of N-channel and P-channel MOS transistors connected in series with the first and second C-MOS inverters.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4021787U JPS63147036U (en) | 1987-03-19 | 1987-03-19 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4021787U JPS63147036U (en) | 1987-03-19 | 1987-03-19 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS63147036U true JPS63147036U (en) | 1988-09-28 |
Family
ID=30854108
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4021787U Pending JPS63147036U (en) | 1987-03-19 | 1987-03-19 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63147036U (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61214817A (en) * | 1985-03-20 | 1986-09-24 | Toshiba Corp | Cmos integrated circuit |
-
1987
- 1987-03-19 JP JP4021787U patent/JPS63147036U/ja active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61214817A (en) * | 1985-03-20 | 1986-09-24 | Toshiba Corp | Cmos integrated circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS63147036U (en) | ||
JPH0255739U (en) | ||
JPS6312935U (en) | ||
JPS6286729U (en) | ||
JPS62203529U (en) | ||
JPH0178433U (en) | ||
JPS6392434U (en) | ||
JPH033849U (en) | ||
JPH0181036U (en) | ||
JPS6126329U (en) | CMOS driver through current reduction circuit | |
JPS6155296U (en) | ||
JPS62109512U (en) | ||
JPH0370429U (en) | ||
JPH0346238U (en) | ||
JPS63147030U (en) | ||
JPH0165530U (en) | ||
JPH0446724U (en) | ||
JPH0238825U (en) | ||
JPH0157822U (en) | ||
JPS61195633U (en) | ||
JPS61176828U (en) | ||
JPS6085437U (en) | Input buffer circuit | |
JPH0431832U (en) | ||
JPH0268526U (en) | ||
JPH0486340U (en) |