JPS61176828U - - Google Patents
Info
- Publication number
- JPS61176828U JPS61176828U JP5830285U JP5830285U JPS61176828U JP S61176828 U JPS61176828 U JP S61176828U JP 5830285 U JP5830285 U JP 5830285U JP 5830285 U JP5830285 U JP 5830285U JP S61176828 U JPS61176828 U JP S61176828U
- Authority
- JP
- Japan
- Prior art keywords
- type mos
- inverter
- input terminal
- mos transistor
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Description
第１図は本考案の一実施例の回路図、第２図は
出力電圧の立上り特性を示す図、第３図は従来例
である。
１……入力端子、２……インバータ、３，６…
…Ｎ型ＭＯＳトランジスタ、４……Ｐ型ＭＯＳト
ランジスタ、５……出力端子。
FIG. 1 is a circuit diagram of an embodiment of the present invention, FIG. 2 is a diagram showing the rise characteristics of the output voltage, and FIG. 3 is a conventional example. 1...Input terminal, 2...Inverter, 3, 6...
...N-type MOS transistor, 4...P-type MOS transistor, 5...output terminal.
Claims (1)
Ｓインバータの両者のゲート結合端子と入力端子
との間にインバータを設けるとともに、前記Ｐ型
ＭＯＳトランジスタと並列に第２のＮ型ＭＯＳト
ランジスタを接続し、そのゲートが入力端子と接
続されていることを特徴とする出力バツフア回路
。 CMO consisting of P-type and N-type MOS transistors
An inverter is provided between both gate coupling terminals of the S inverter and the input terminal, and a second N-type MOS transistor is connected in parallel with the P-type MOS transistor, and its gate is connected to the input terminal. An output buffer circuit featuring:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5830285U JPS61176828U (en) | 1985-04-19 | 1985-04-19 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5830285U JPS61176828U (en) | 1985-04-19 | 1985-04-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS61176828U true JPS61176828U (en) | 1986-11-05 |
Family
ID=30583678
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5830285U Pending JPS61176828U (en) | 1985-04-19 | 1985-04-19 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61176828U (en) |
-
1985
- 1985-04-19 JP JP5830285U patent/JPS61176828U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5948142U (en) | MOS input buffer circuit with hysteresis characteristics | |
| JPS6181229U (en) | ||
| JPS61176828U (en) | ||
| JPH01108623U (en) | ||
| JPH02147934U (en) | ||
| JPH0165530U (en) | ||
| JPS62159024U (en) | ||
| JPS62105636U (en) | ||
| JPH01108624U (en) | ||
| JPS62117841U (en) | ||
| JPH02137131U (en) | ||
| JPH0181036U (en) | ||
| JPS61103718U (en) | ||
| JPS63185314U (en) | ||
| JPS6178437U (en) | ||
| JPH044431U (en) | ||
| JPH0247831U (en) | ||
| JPS6291454U (en) | ||
| JPH01126630U (en) | ||
| JPH0348244U (en) | ||
| JPS6155296U (en) | ||
| JPH0186309U (en) | ||
| JPS6157631U (en) | ||
| JPS6085437U (en) | Input buffer circuit | |
| JPS61121029U (en) |