JPS626715Y2 - - Google Patents
Info
- Publication number
- JPS626715Y2 JPS626715Y2 JP8693479U JP8693479U JPS626715Y2 JP S626715 Y2 JPS626715 Y2 JP S626715Y2 JP 8693479 U JP8693479 U JP 8693479U JP 8693479 U JP8693479 U JP 8693479U JP S626715 Y2 JPS626715 Y2 JP S626715Y2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- terminal
- bonding
- pad
- reflow
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000003466 welding Methods 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000009736 wetting Methods 0.000 description 1
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8693479U JPS626715Y2 (ar) | 1979-06-25 | 1979-06-25 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8693479U JPS626715Y2 (ar) | 1979-06-25 | 1979-06-25 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS564270U JPS564270U (ar) | 1981-01-14 |
| JPS626715Y2 true JPS626715Y2 (ar) | 1987-02-16 |
Family
ID=29320175
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8693479U Expired JPS626715Y2 (ar) | 1979-06-25 | 1979-06-25 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS626715Y2 (ar) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60254585A (ja) * | 1984-05-31 | 1985-12-16 | 富士通株式会社 | 通電加熱電極の構造 |
-
1979
- 1979-06-25 JP JP8693479U patent/JPS626715Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS564270U (ar) | 1981-01-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5024372A (en) | Method of making high density solder bumps and a substrate socket for high density solder bumps | |
| US7323405B2 (en) | Fine pitch low cost flip chip substrate | |
| JP2907168B2 (ja) | 半導体装置および半導体装置と基板の接合構造 | |
| JPH0666358B2 (ja) | 高密度ソルダ・バンプの製造方法と高密度ソルダ・バンプ用基板ソケット | |
| US7185799B2 (en) | Method of creating solder bar connections on electronic packages | |
| JPS626715Y2 (ar) | ||
| JPH06151506A (ja) | フリップチップ実装用基板の電極構造 | |
| JPH04269834A (ja) | ハンダバンプの形成方法 | |
| JPH0258793B2 (ar) | ||
| JPS60260192A (ja) | 混成集積回路の製造方法 | |
| JP3410199B2 (ja) | 接続部材の橋絡防止装置並びにこれを有する半導体集積回路及び実装基板 | |
| JP2837521B2 (ja) | 半導体集積回路装置およびその配線変更方法 | |
| JP3862120B2 (ja) | 表面実装型電子部品及びその実装方法 | |
| JPS60138948A (ja) | 半導体装置用パツケ−ジ | |
| JP3588641B2 (ja) | 半導体装置の接合構造および接合方法 | |
| JP3234003B2 (ja) | サーマルヘッド | |
| JPS629722Y2 (ar) | ||
| JPH02213148A (ja) | テープキャリア | |
| JPS5935439A (ja) | バンプ付リ−ドレスチツプキヤリアの基板搭載方法 | |
| JP2571873B2 (ja) | プリント配線板への半導体パッケージの半田付け方法 | |
| JPH01186269A (ja) | 半田付け装置 | |
| JPS6059743B2 (ja) | 半導体集積回路装置 | |
| JP2751897B2 (ja) | ボールグリッドアレイ実装構造及び実装方法 | |
| JPH04329659A (ja) | 混成集積回路装置およびその製造方法 | |
| JP2001085832A (ja) | 電子部品実装構造とその実装方法 |