JPS6262471B2 - - Google Patents

Info

Publication number
JPS6262471B2
JPS6262471B2 JP56009992A JP999281A JPS6262471B2 JP S6262471 B2 JPS6262471 B2 JP S6262471B2 JP 56009992 A JP56009992 A JP 56009992A JP 999281 A JP999281 A JP 999281A JP S6262471 B2 JPS6262471 B2 JP S6262471B2
Authority
JP
Japan
Prior art keywords
cell
chip
computer
logic circuit
master slice
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56009992A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57124463A (en
Inventor
Fumitaka Chiba
Kyozo Shimizu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56009992A priority Critical patent/JPS57124463A/ja
Publication of JPS57124463A publication Critical patent/JPS57124463A/ja
Priority to US06/644,664 priority patent/US4525809A/en
Publication of JPS6262471B2 publication Critical patent/JPS6262471B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H10D84/903—Masterslice integrated circuits comprising field effect technology
    • H10D84/907—CMOS gate arrays
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
JP56009992A 1981-01-26 1981-01-26 Semiconductor device Granted JPS57124463A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP56009992A JPS57124463A (en) 1981-01-26 1981-01-26 Semiconductor device
US06/644,664 US4525809A (en) 1981-01-26 1984-08-27 Integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56009992A JPS57124463A (en) 1981-01-26 1981-01-26 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS57124463A JPS57124463A (en) 1982-08-03
JPS6262471B2 true JPS6262471B2 (OSRAM) 1987-12-26

Family

ID=11735351

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56009992A Granted JPS57124463A (en) 1981-01-26 1981-01-26 Semiconductor device

Country Status (2)

Country Link
US (1) US4525809A (OSRAM)
JP (1) JPS57124463A (OSRAM)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3585756D1 (de) * 1984-07-02 1992-05-07 Fujitsu Ltd Halbleiterschaltungsanordnung in hauptscheibentechnik.
JPH0695569B2 (ja) * 1984-11-20 1994-11-24 富士通株式会社 ゲ−トアレイｌｓｉ装置
JPH0652784B2 (ja) * 1984-12-07 1994-07-06 富士通株式会社 ゲートアレイ集積回路装置及びその製造方法
JPH0789580B2 (ja) * 1985-05-13 1995-09-27 セイコーエプソン株式会社 ワンチツプ・マイクロ・コンピユ−タ
JPS61267356A (ja) * 1985-05-22 1986-11-26 Nippon Denso Co Ltd 半導体装置
FR2595870B1 (fr) * 1986-03-12 1988-10-14 Efcis Circuit integre avec macrocellules noyees dans une mer de portes de type prediffusees et procede de fabrication
JPH079941B2 (ja) * 1986-04-09 1995-02-01 日本電気株式会社 集積回路装置の設計方法
US5243208A (en) * 1987-05-27 1993-09-07 Hitachi, Ltd. Semiconductor integrated circuit device having a gate array with a ram and by-pass signal lines which interconnect a logic section and I/O unit circuit of the gate array
JPH07114259B2 (ja) * 1989-10-19 1995-12-06 株式会社東芝 半導体記憶装置
DE69131679T2 (de) * 1990-07-30 2000-05-11 Texas Instruments Inc., Dallas Statisches Speicherfeld mit wahlfreiem Zugriff, welches mindestens eine arithmetisch-logische Einheit enthält
JP2894635B2 (ja) * 1990-11-30 1999-05-24 株式会社東芝 半導体記憶装置
US5349552A (en) * 1991-12-20 1994-09-20 Vlsi Technology, Inc. Memory compiler with multiple selectable core elements
JP3708541B2 (ja) * 1993-08-03 2005-10-19 ザイリンクス， インコーポレイテッド マイクロプロセサをベースとしたｆｐｇａ
US5671397A (en) 1993-12-27 1997-09-23 At&T Global Information Solutions Company Sea-of-cells array of transistors
US6675361B1 (en) 1993-12-27 2004-01-06 Hyundai Electronics America Method of constructing an integrated circuit comprising an embedded macro
JP2737689B2 (ja) * 1995-03-31 1998-04-08 セイコーエプソン株式会社 半導体装置
JP5080762B2 (ja) * 2006-07-31 2012-11-21 ミツミ電機株式会社 半導体集積回路装置
JP2008033724A (ja) * 2006-07-31 2008-02-14 Mitsumi Electric Co Ltd シングル・チップ半導体集積回路装置の製造方法、プログラムデバッグ方法、マイクロコントローラの製造方法
JP5110247B2 (ja) * 2006-07-31 2012-12-26 ミツミ電機株式会社 半導体集積回路装置
US9985040B2 (en) * 2016-01-14 2018-05-29 Micron Technology, Inc. Integrated circuitry and 3D memory

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3643232A (en) * 1967-06-05 1972-02-15 Texas Instruments Inc Large-scale integration of electronic systems in microminiature form
US3365707A (en) * 1967-06-23 1968-01-23 Rca Corp Lsi array and standard cells
US3839846A (en) * 1972-05-03 1974-10-08 Teller Environmental Systems Process and apparatus for treatment of jet engine exhaust
US3936812A (en) * 1974-12-30 1976-02-03 Ibm Corporation Segmented parallel rail paths for input/output signals
DE2643482A1 (de) * 1976-09-27 1978-03-30 Siemens Ag Halbleiterplaettchen zur herstellung hochintegrierter bausteine
JPS5472691A (en) * 1977-11-21 1979-06-11 Toshiba Corp Semiconductor device
JPS5578561A (en) * 1978-12-08 1980-06-13 Fujitsu Ltd Master-slice lsi circuit device
US4402044A (en) * 1980-11-24 1983-08-30 Texas Instruments Incorporated Microprocessor with strip layout of busses, ALU and registers

Also Published As

Publication number Publication date
JPS57124463A (en) 1982-08-03
US4525809A (en) 1985-06-25

Similar Documents

Publication Publication Date Title
JPS6262471B2 (OSRAM)
US7257799B2 (en) Flexible design for memory use in integrated circuits
US5689432A (en) Integrated circuit design and manufacturing method and an apparatus for designing an integrated circuit in accordance with the method
US9977854B2 (en) Integrated circuit implementing standard cells with metal layer segments extending out of cell boundary
JPH0527981B2 (OSRAM)
JPS6124250A (ja) 半導体集積回路装置
JP2001044284A (ja) 半導体装置の設計方法
Donze et al. Masterimage approach to VLSI design
Poon et al. A CMOS DRAM controller chip implementation
JP2001085528A (ja) 半導体集積回路の設計方法および半導体集積回路の製造方法
JPS6231501B2 (OSRAM)
JPH0221145B2 (OSRAM)
JPH0120538B2 (OSRAM)
JP2669615B2 (ja) 半導体集積回路の設計方法
JP4345975B2 (ja) ノイズチェックデータ生成方法、生成プログラム及び生成装置
JPS62131540A (ja) 集積回路の配線設計法
JP2788763B2 (ja) 半導体設計装置及び方法
Tokuda et al. A macrocell approach for VLSI processor design
Tien et al. GALA-an automatic layout system for high density CMOS gate arrays
JP2671883B2 (ja) 半導体集積回路装置
Krifa et al. Exploring the self reconfiguration of FPGA: design flow, architecture and performance
JP2505039B2 (ja) 機能ブロック上を通過する配線の配線方法
JP2006324471A (ja) 半導体集積回路装置
Yamada et al. A VLSI chip set for a small mainframe processor
JP2858677B2 (ja) 半導体集積回路のマスクレイアウト方法