JPS6260836B2 - - Google Patents
Info
- Publication number
- JPS6260836B2 JPS6260836B2 JP58196055A JP19605583A JPS6260836B2 JP S6260836 B2 JPS6260836 B2 JP S6260836B2 JP 58196055 A JP58196055 A JP 58196055A JP 19605583 A JP19605583 A JP 19605583A JP S6260836 B2 JPS6260836 B2 JP S6260836B2
- Authority
- JP
- Japan
- Prior art keywords
- superconducting
- integrated circuit
- chip
- wiring board
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H10W72/30—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
-
- H10W70/682—
-
- H10W72/07551—
-
- H10W72/50—
-
- H10W72/522—
-
- H10W72/524—
-
- H10W72/5363—
-
- H10W72/59—
-
- H10W72/884—
-
- H10W90/734—
-
- H10W90/754—
Landscapes
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58196055A JPS6088483A (ja) | 1983-10-21 | 1983-10-21 | 超電導集積回路の配線基板組立法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58196055A JPS6088483A (ja) | 1983-10-21 | 1983-10-21 | 超電導集積回路の配線基板組立法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6088483A JPS6088483A (ja) | 1985-05-18 |
| JPS6260836B2 true JPS6260836B2 (enExample) | 1987-12-18 |
Family
ID=16351444
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58196055A Granted JPS6088483A (ja) | 1983-10-21 | 1983-10-21 | 超電導集積回路の配線基板組立法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6088483A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8974517B2 (en) | 2000-12-28 | 2015-03-10 | Abbott Cardiovascular Systems Inc. | Thermoelastic and superelastic NI-TI-W alloy |
| JP2018129294A (ja) * | 2017-02-10 | 2018-08-16 | 国立研究開発法人物質・材料研究機構 | 超伝導線材接合構造及びこれを用いた装置 |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0724338B2 (ja) * | 1987-03-18 | 1995-03-15 | 株式会社日立製作所 | 電子装置 |
| CN1017110B (zh) * | 1987-08-13 | 1992-06-17 | 株式会社半导体能源研究所 | 一种超导器件 |
| US5041188A (en) * | 1989-03-02 | 1991-08-20 | Santa Barbara Research Center | High temperature superconductor detector fabrication process |
-
1983
- 1983-10-21 JP JP58196055A patent/JPS6088483A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8974517B2 (en) | 2000-12-28 | 2015-03-10 | Abbott Cardiovascular Systems Inc. | Thermoelastic and superelastic NI-TI-W alloy |
| JP2018129294A (ja) * | 2017-02-10 | 2018-08-16 | 国立研究開発法人物質・材料研究機構 | 超伝導線材接合構造及びこれを用いた装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6088483A (ja) | 1985-05-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR940001149B1 (ko) | 반도체 장치의 칩 본딩 방법 | |
| US4463059A (en) | Layered metal film structures for LSI chip carriers adapted for solder bonding and wire bonding | |
| US4360142A (en) | Method of forming a solder interconnection capable of sustained high power levels between a semiconductor device and a supporting substrate | |
| EP0208494B1 (en) | Method of fabricating a semiconductor apparatus comprising two semiconductor devices | |
| EP0382080B1 (en) | Bump structure for reflow bonding of IC devices | |
| US5104820A (en) | Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting | |
| US5208186A (en) | Process for reflow bonding of bumps in IC devices | |
| US6822336B2 (en) | Semiconductor device | |
| US4032058A (en) | Beam-lead integrated circuit structure and method for making the same including automatic registration of beam-leads with corresponding dielectric substrate leads | |
| US20080258277A1 (en) | Semiconductor Device Comprising a Semiconductor Chip Stack and Method for Producing the Same | |
| JP3337461B2 (ja) | 高温超伝導体回路および他の脆い材料への高周波接続を形成させる方法 | |
| US4290079A (en) | Improved solder interconnection between a semiconductor device and a supporting substrate | |
| WO1997018584A1 (en) | Method for forming bump of semiconductor device | |
| US5946597A (en) | Semiconductor chip mounting method | |
| JPH06151701A (ja) | 半導体装置の製造方法 | |
| JP3502056B2 (ja) | 半導体装置およびこれを用いた積層構造体 | |
| JPS6260836B2 (enExample) | ||
| JP3279470B2 (ja) | 半導体装置およびその製造方法 | |
| JPS59229850A (ja) | 半導体装置 | |
| US6930383B2 (en) | Electronic component including a housing and a substrate | |
| JP3296344B2 (ja) | 半導体装置およびその製造方法 | |
| JPH0158875B2 (enExample) | ||
| JP3213722B2 (ja) | 超伝導集積回路のフリップチップ接続方法 | |
| JP2615744B2 (ja) | 半田バンプの形成方法 | |
| JPH0198253A (ja) | 立体型半導体装置の製造方法 |