JPS6253952B2 - - Google Patents

Info

Publication number
JPS6253952B2
JPS6253952B2 JP54126521A JP12652179A JPS6253952B2 JP S6253952 B2 JPS6253952 B2 JP S6253952B2 JP 54126521 A JP54126521 A JP 54126521A JP 12652179 A JP12652179 A JP 12652179A JP S6253952 B2 JPS6253952 B2 JP S6253952B2
Authority
JP
Japan
Prior art keywords
substrate
transistor
shaped groove
well
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54126521A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5650558A (en
Inventor
Shinji Morozumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP12652179A priority Critical patent/JPS5650558A/ja
Publication of JPS5650558A publication Critical patent/JPS5650558A/ja
Publication of JPS6253952B2 publication Critical patent/JPS6253952B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP12652179A 1979-10-01 1979-10-01 Complementary mos integrated circuit Granted JPS5650558A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12652179A JPS5650558A (en) 1979-10-01 1979-10-01 Complementary mos integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12652179A JPS5650558A (en) 1979-10-01 1979-10-01 Complementary mos integrated circuit

Publications (2)

Publication Number Publication Date
JPS5650558A JPS5650558A (en) 1981-05-07
JPS6253952B2 true JPS6253952B2 (ko) 1987-11-12

Family

ID=14937257

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12652179A Granted JPS5650558A (en) 1979-10-01 1979-10-01 Complementary mos integrated circuit

Country Status (1)

Country Link
JP (1) JPS5650558A (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1985004525A1 (en) * 1984-03-29 1985-10-10 Hughes Aircraft Company A latch-up resistant cmos structure for vlsi
DE10131704A1 (de) 2001-06-29 2003-01-16 Atmel Germany Gmbh Verfahren zur Dotierung eines Halbleiterkörpers
DE10131706B4 (de) 2001-06-29 2005-10-06 Atmel Germany Gmbh Verfahren zur Herstellung eines DMOS-Transistors
DE10131705B4 (de) 2001-06-29 2010-03-18 Atmel Automotive Gmbh Verfahren zur Herstellung eines DMOS-Transistors
DE10131707B4 (de) 2001-06-29 2009-12-03 Atmel Automotive Gmbh Verfahren zur Herstellung eines DMOS-Transistors und dessen Verwendung zur Herstellung einer integrierten Schaltung
DE10345347A1 (de) 2003-09-19 2005-04-14 Atmel Germany Gmbh Verfahren zur Herstellung eines DMOS-Transistors mit lateralem Driftregionen-Dotierstoffprofil

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50151080A (ko) * 1974-05-23 1975-12-04
JPS53147469A (en) * 1977-05-27 1978-12-22 Nippon Telegr & Teleph Corp <Ntt> Vertical field effect transistor and production of the same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50151080A (ko) * 1974-05-23 1975-12-04
JPS53147469A (en) * 1977-05-27 1978-12-22 Nippon Telegr & Teleph Corp <Ntt> Vertical field effect transistor and production of the same

Also Published As

Publication number Publication date
JPS5650558A (en) 1981-05-07

Similar Documents

Publication Publication Date Title
US4013484A (en) High density CMOS process
US6518623B1 (en) Semiconductor device having a buried-channel MOS structure
KR890004962B1 (ko) 반도체장치 및 그 제조방법
JPH0355984B2 (ko)
JPS6016456A (ja) 半導体装置の製造方法
JP3400891B2 (ja) 半導体記憶装置およびその製造方法
EP0917194A2 (en) Alignment of a contact hole
JPS6253952B2 (ko)
JPH05326854A (ja) BiCMOS半導体素子の製造方法
JPS60106142A (ja) 半導体素子の製造方法
JPH01130542A (ja) 素子間分離領域を有する半導体装置の製造方法
JPS6251216A (ja) 半導体装置の製造方法
JPS6050063B2 (ja) 相補型mos半導体装置及びその製造方法
JPS61265859A (ja) 相補型mos半導体装置
JP2658027B2 (ja) 半導体装置の製造方法
JPS6237960A (ja) 読み出し専用半導体記憶装置の製造方法
JP2864593B2 (ja) 半導体装置の製造方法
JP2633525B2 (ja) 半導体装置の製造方法
JPS5940563A (ja) 半導体装置の製造方法
JPS6023504B2 (ja) 半導体メモリ装置
JPH0330307B2 (ko)
JPS60226169A (ja) 半導体装置の製造方法
JP2001320046A (ja) 半導体素子の製造方法
JPH0738445B2 (ja) 半導体集積回路装置の製造方法
JPS6373665A (ja) Misトランジスタ及びその製造方法