JPS6248386B2 - - Google Patents

Info

Publication number
JPS6248386B2
JPS6248386B2 JP16459881A JP16459881A JPS6248386B2 JP S6248386 B2 JPS6248386 B2 JP S6248386B2 JP 16459881 A JP16459881 A JP 16459881A JP 16459881 A JP16459881 A JP 16459881A JP S6248386 B2 JPS6248386 B2 JP S6248386B2
Authority
JP
Japan
Prior art keywords
tape
spot
lead frame
manufacturing
masking
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP16459881A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5864057A (ja
Inventor
Nobuo Ogasa
Akira Ootsuka
Fumio Ootsuji
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to JP16459881A priority Critical patent/JPS5864057A/ja
Publication of JPS5864057A publication Critical patent/JPS5864057A/ja
Publication of JPS6248386B2 publication Critical patent/JPS6248386B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814Conductive parts
    • H01L21/4821Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828Etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP16459881A 1981-10-14 1981-10-14 Alスポツトリ−ドフレ−ムの製造法 Granted JPS5864057A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16459881A JPS5864057A (ja) 1981-10-14 1981-10-14 Alスポツトリ−ドフレ−ムの製造法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16459881A JPS5864057A (ja) 1981-10-14 1981-10-14 Alスポツトリ−ドフレ−ムの製造法

Publications (2)

Publication Number Publication Date
JPS5864057A JPS5864057A (ja) 1983-04-16
JPS6248386B2 true JPS6248386B2 (enrdf_load_stackoverflow) 1987-10-13

Family

ID=15796215

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16459881A Granted JPS5864057A (ja) 1981-10-14 1981-10-14 Alスポツトリ−ドフレ−ムの製造法

Country Status (1)

Country Link
JP (1) JPS5864057A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63167747U (enrdf_load_stackoverflow) * 1987-04-21 1988-11-01
JPS63265453A (ja) * 1987-04-22 1988-11-01 Mitsubishi Electric Corp 半導体用リ−ドフレ−ムの製造方法

Also Published As

Publication number Publication date
JPS5864057A (ja) 1983-04-16

Similar Documents

Publication Publication Date Title
US5583073A (en) Method for producing electroless barrier layer and solder bump on chip
KR100278435B1 (ko) 전기도금된 제어된 붕괴 칩 접속부의 존재하에서 티탄-텅스텐을에칭시키는 개선된 방법
JPH0322437A (ja) 半導体装置の製造方法
JPS6248386B2 (enrdf_load_stackoverflow)
JPH022132A (ja) バンプ電極の製造方法
JPH09148331A (ja) 半導体集積回路装置およびその製造方法
JPS5850421B2 (ja) 薄膜回路
JP3506686B2 (ja) 半導体装置の製造方法
KR940009173B1 (ko) 프린트 기판의 제조방법
JPH05152378A (ja) テープキヤリアパツケージ
JPS62154658A (ja) 半導体装置用リ−ドフレ−ムの製造方法
JPS61225839A (ja) バンプ電極の形成方法
JPH05335315A (ja) 電極の製造方法
JPH07161773A (ja) 無電解錫めっきtab用テープキャリアの製造方法
JP2553265B2 (ja) Tab用テープキャリア
JPH0582524A (ja) 電極の製造方法およびその接続方法
JPH10289973A (ja) リードフレームの表面処理方法
KR100375099B1 (ko) 리드프레임과그제조방법
JP2553264B2 (ja) Tab用テープキャリア
JPH11135546A (ja) 樹脂封止型半導体装置及びその製造方法
KR20000056241A (ko) 반도체 리이드프레임의 제조방법
JP3392435B2 (ja) エッチング性に優れた金属素材、その製造方法および電子部品
JPH03268431A (ja) 半導体装置のウェハバンプ形成方法
NL2002693C2 (en) Solder plating method for copper pads of wafer.
JPS62112356A (ja) リ−ドフレ−ム