JPS6244667B2 - - Google Patents

Info

Publication number
JPS6244667B2
JPS6244667B2 JP56017416A JP1741681A JPS6244667B2 JP S6244667 B2 JPS6244667 B2 JP S6244667B2 JP 56017416 A JP56017416 A JP 56017416A JP 1741681 A JP1741681 A JP 1741681A JP S6244667 B2 JPS6244667 B2 JP S6244667B2
Authority
JP
Japan
Prior art keywords
signal
cpu
arithmetic element
speed arithmetic
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56017416A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57132249A (en
Inventor
Yasuhisa Masuo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP56017416A priority Critical patent/JPS57132249A/ja
Publication of JPS57132249A publication Critical patent/JPS57132249A/ja
Publication of JPS6244667B2 publication Critical patent/JPS6244667B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Information Transfer Systems (AREA)
JP56017416A 1981-02-10 1981-02-10 Pre-fetching circuit for queue signal of high-speed arithmetic element Granted JPS57132249A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56017416A JPS57132249A (en) 1981-02-10 1981-02-10 Pre-fetching circuit for queue signal of high-speed arithmetic element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56017416A JPS57132249A (en) 1981-02-10 1981-02-10 Pre-fetching circuit for queue signal of high-speed arithmetic element

Publications (2)

Publication Number Publication Date
JPS57132249A JPS57132249A (en) 1982-08-16
JPS6244667B2 true JPS6244667B2 (enrdf_load_stackoverflow) 1987-09-22

Family

ID=11943394

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56017416A Granted JPS57132249A (en) 1981-02-10 1981-02-10 Pre-fetching circuit for queue signal of high-speed arithmetic element

Country Status (1)

Country Link
JP (1) JPS57132249A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS57132249A (en) 1982-08-16

Similar Documents

Publication Publication Date Title
US4504906A (en) Multiprocessor system
KR900004006B1 (ko) 마이크로 프로세서 시스템
EP0506021A1 (en) Method and apparatus for providing initial instructions in a multiple computer system
KR930018378A (ko) 캐쉬 메모리 시스템의 성능최적화 방법 및 장치
US5159672A (en) Burst EPROM architecture
US4729090A (en) DMA system employing plural bus request and grant signals for improving bus data transfer speed
KR900005287A (ko) 데이타 제어 장치 및 그것을 사용하는 시스템
US5079694A (en) Data processing apparatus having a working memory area
JPS6244667B2 (enrdf_load_stackoverflow)
JP3093374B2 (ja) 割り込みコントローラ
KR900008883Y1 (ko) 버스 싸이클 신호 발생기
KR940008478B1 (ko) 마이크로 프로세서용 메모리 접속장치
JPS61183764A (ja) ダイレクトメモリアクセス制御方式
KR940008120Y1 (ko) 디스플레이용 메모리 제어회로
KR920004987Y1 (ko) 보드인에이블 신호 발생회로
JPS5886623A (ja) メモリ制御方式
KR920007777Y1 (ko) 메모리 억세스 장치
US5793235A (en) Circuit for improving timing conditions in a data processing unit
JP3481156B2 (ja) データ読み出し回路
JPH0635845A (ja) アクセス制御回路装置
JPH0252296B2 (enrdf_load_stackoverflow)
JPH03262052A (ja) 情報処理装置
JPS6349803B2 (enrdf_load_stackoverflow)
JPH02183844A (ja) デコード信号制御方法
JPH0721775B2 (ja) メモリ書込制御回路