JPS6240749B2 - - Google Patents

Info

Publication number
JPS6240749B2
JPS6240749B2 JP5205183A JP5205183A JPS6240749B2 JP S6240749 B2 JPS6240749 B2 JP S6240749B2 JP 5205183 A JP5205183 A JP 5205183A JP 5205183 A JP5205183 A JP 5205183A JP S6240749 B2 JPS6240749 B2 JP S6240749B2
Authority
JP
Japan
Prior art keywords
data
control circuit
interface
chaining
microprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5205183A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59177633A (ja
Inventor
Seiichi Shimizu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5205183A priority Critical patent/JPS59177633A/ja
Publication of JPS59177633A publication Critical patent/JPS59177633A/ja
Publication of JPS6240749B2 publication Critical patent/JPS6240749B2/ja
Granted legal-status Critical Current

Links

JP5205183A 1983-03-28 1983-03-28 デ−タ・チエイニング制御方式 Granted JPS59177633A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5205183A JPS59177633A (ja) 1983-03-28 1983-03-28 デ−タ・チエイニング制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5205183A JPS59177633A (ja) 1983-03-28 1983-03-28 デ−タ・チエイニング制御方式

Publications (2)

Publication Number Publication Date
JPS59177633A JPS59177633A (ja) 1984-10-08
JPS6240749B2 true JPS6240749B2 (enExample) 1987-08-29

Family

ID=12904010

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5205183A Granted JPS59177633A (ja) 1983-03-28 1983-03-28 デ−タ・チエイニング制御方式

Country Status (1)

Country Link
JP (1) JPS59177633A (enExample)

Also Published As

Publication number Publication date
JPS59177633A (ja) 1984-10-08

Similar Documents

Publication Publication Date Title
EP0464615B1 (en) Microcomputer equipped with DMA controller
JP3433385B2 (ja) 入出力装置に対して実行すべき直接メモリアクセス動作を動的に連鎖する装置及び方法
JPS6038748B2 (ja) チヤネル装置
JPS6240749B2 (enExample)
JP3139310B2 (ja) ディジタル信号処理装置
JPS5819094B2 (ja) 優先ベクトル割込み装置
JPH02284253A (ja) データ転送装置
JPH0425581B2 (enExample)
JP2871171B2 (ja) マイクロコンピュータ
JP3127737B2 (ja) ディジタル信号処理装置
JPS63137350A (ja) チヤネルプログラム実行制御方式
JPH0424733B2 (enExample)
JPS5939766B2 (ja) マルチプレクサチャネル装置
JPH0378661B2 (enExample)
JPS6048563A (ja) チャネル制御方式
JPS6310464B2 (enExample)
JPH01302448A (ja) 情報処理装置
JPH0766357B2 (ja) 入出力制御方式
JPH0122938B2 (enExample)
JPS62103748A (ja) チヤネルコマンド語洗取り方式
JPH0419583B2 (enExample)
JPH0242529A (ja) 入出力処理装置
JPH05181778A (ja) 入出力処理装置
JPS63304345A (ja) メモリリクエスト制御方式
JPH0652086A (ja) チャネルコマンド先取り制御方式