JPH0378661B2 - - Google Patents

Info

Publication number
JPH0378661B2
JPH0378661B2 JP4871585A JP4871585A JPH0378661B2 JP H0378661 B2 JPH0378661 B2 JP H0378661B2 JP 4871585 A JP4871585 A JP 4871585A JP 4871585 A JP4871585 A JP 4871585A JP H0378661 B2 JPH0378661 B2 JP H0378661B2
Authority
JP
Japan
Prior art keywords
register
transfer
subchannel
chain
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP4871585A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61210461A (ja
Inventor
Toshiharu Ooshima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4871585A priority Critical patent/JPS61210461A/ja
Publication of JPS61210461A publication Critical patent/JPS61210461A/ja
Publication of JPH0378661B2 publication Critical patent/JPH0378661B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP4871585A 1985-03-12 1985-03-12 デ−タチェイン方式 Granted JPS61210461A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4871585A JPS61210461A (ja) 1985-03-12 1985-03-12 デ−タチェイン方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4871585A JPS61210461A (ja) 1985-03-12 1985-03-12 デ−タチェイン方式

Publications (2)

Publication Number Publication Date
JPS61210461A JPS61210461A (ja) 1986-09-18
JPH0378661B2 true JPH0378661B2 (enExample) 1991-12-16

Family

ID=12810995

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4871585A Granted JPS61210461A (ja) 1985-03-12 1985-03-12 デ−タチェイン方式

Country Status (1)

Country Link
JP (1) JPS61210461A (enExample)

Also Published As

Publication number Publication date
JPS61210461A (ja) 1986-09-18

Similar Documents

Publication Publication Date Title
EP0464615B1 (en) Microcomputer equipped with DMA controller
JPH0430053B2 (enExample)
JP2002163239A (ja) マルチプロセッサシステムおよびその制御方法
JPS6040067B2 (ja) 分散制御型多重処理システム
JPS5851327A (ja) 入出力制御システム
JPH0378661B2 (enExample)
JPS6329868A (ja) Ｄｍａコントロ−ラ
JP2871171B2 (ja) マイクロコンピュータ
JPH0219494B2 (enExample)
JPH08115272A (ja) データ処理システムにおける遠隔再試行方法及び装置
JP3139310B2 (ja) ディジタル信号処理装置
JPH09218859A (ja) マルチプロセッサ制御システム
JPH0251759A (ja) アダプタ制御方式
JP3127737B2 (ja) ディジタル信号処理装置
JPS62219058A (ja) 共有メモリの排他制御方式
JP2872042B2 (ja) 共有メモリアクセス方式
JPH05233525A (ja) Ｉ／ｏ処理装置
JPS5936286B2 (ja) 入出力装置の制御方式
JPS61285565A (ja) 負荷分散形デ−タ処理装置
JPH02234255A (ja) 入出力制御方式
JPS63231668A (ja) 割込みキユ−制御方式
JPS6240749B2 (enExample)
JPS61121153A (ja) プロセツサ間通信制御方式
JPH0683640A (ja) 割込応答処理方式
JPH0239817B2 (ja) Warikomiseigyohoshiki