JPS6233625B2 - - Google Patents
Info
- Publication number
- JPS6233625B2 JPS6233625B2 JP58171700A JP17170083A JPS6233625B2 JP S6233625 B2 JPS6233625 B2 JP S6233625B2 JP 58171700 A JP58171700 A JP 58171700A JP 17170083 A JP17170083 A JP 17170083A JP S6233625 B2 JPS6233625 B2 JP S6233625B2
- Authority
- JP
- Japan
- Prior art keywords
- memory cell
- cell array
- memory
- address
- error
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/06—Address interface arrangements, e.g. address buffers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/004—Error avoidance
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58171700A JPS6063651A (ja) | 1983-09-17 | 1983-09-17 | 記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58171700A JPS6063651A (ja) | 1983-09-17 | 1983-09-17 | 記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6063651A JPS6063651A (ja) | 1985-04-12 |
| JPS6233625B2 true JPS6233625B2 (en:Method) | 1987-07-22 |
Family
ID=15928056
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58171700A Granted JPS6063651A (ja) | 1983-09-17 | 1983-09-17 | 記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6063651A (en:Method) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0648325U (ja) * | 1992-12-08 | 1994-06-28 | 矢崎総業株式会社 | ワイヤーハーネス用プロテクタ |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0639371Y2 (ja) * | 1989-07-11 | 1994-10-12 | 株式会社カンセイ | データ記憶装置 |
| KR101700057B1 (ko) | 2012-11-30 | 2017-01-26 | 가코호진 쥬오 다이가쿠 | 반도체 기억 장치 및 그 제어 방법 |
| US9136873B2 (en) * | 2013-03-11 | 2015-09-15 | Intel Corporation | Reduced uncorrectable memory errors |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5298433A (en) * | 1976-02-16 | 1977-08-18 | Hitachi Ltd | Semiconductor memory |
| JPS52104023A (en) * | 1976-02-27 | 1977-09-01 | Hitachi Ltd | Information processing unit |
| JPS604495B2 (ja) * | 1977-02-01 | 1985-02-04 | 日本電気株式会社 | 読み出し専用記憶装置の誤り修正方式 |
| JPS5570997A (en) * | 1978-11-18 | 1980-05-28 | Nec Corp | Error bit check system for read only memory |
-
1983
- 1983-09-17 JP JP58171700A patent/JPS6063651A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0648325U (ja) * | 1992-12-08 | 1994-06-28 | 矢崎総業株式会社 | ワイヤーハーネス用プロテクタ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6063651A (ja) | 1985-04-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4727513A (en) | Signal in-line memory module | |
| US4656605A (en) | Single in-line memory module | |
| JPH06203596A (ja) | 半導体メモリ装置及びそのメモリセルアレイの配置方法 | |
| KR900007741B1 (ko) | 반도체 기억장치 | |
| US5386387A (en) | Semiconductor memory device including additional memory cell block having irregular memory cell arrangement | |
| JP3215919B2 (ja) | メモリ管理 | |
| US10846168B1 (en) | Memory with error correction circuit | |
| JPH0831573B2 (ja) | ダイナミックram | |
| JPS6233625B2 (en:Method) | ||
| TWI689935B (zh) | 具糾錯電路的記憶體 | |
| KR102194914B1 (ko) | 에러 정정 회로를 가지는 메모리 | |
| KR100384610B1 (ko) | 집적회로랜덤액세스메모리 | |
| JPH0997498A (ja) | 読み出し専用半導体記憶装置 | |
| JPH0279294A (ja) | データ長変更可能メモリ | |
| JP3223524B2 (ja) | 半導体記憶装置 | |
| JP2900944B2 (ja) | 半導体メモリ | |
| US7038932B1 (en) | High reliability area efficient non-volatile configuration data storage for ferroelectric memories | |
| USH1915H (en) | Hybrid static RAM circuit | |
| JPH10189890A (ja) | 半導体記憶装置 | |
| JP2924451B2 (ja) | 半導体メモリ装置 | |
| US5337286A (en) | Semiconductor memory device | |
| JP3020614B2 (ja) | 半導体記憶装置 | |
| CN111913828B (zh) | 具纠错电路的存储器 | |
| JPS5911999B2 (ja) | 記憶装置のブロツク切替方式 | |
| JPS59113600A (ja) | 高信頼記憶回路装置 |