JPS6218948B2 - - Google Patents

Info

Publication number
JPS6218948B2
JPS6218948B2 JP53023417A JP2341778A JPS6218948B2 JP S6218948 B2 JPS6218948 B2 JP S6218948B2 JP 53023417 A JP53023417 A JP 53023417A JP 2341778 A JP2341778 A JP 2341778A JP S6218948 B2 JPS6218948 B2 JP S6218948B2
Authority
JP
Japan
Prior art keywords
data
buffer
memory
buffer memory
machine cycle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53023417A
Other languages
English (en)
Japanese (ja)
Other versions
JPS54115036A (en
Inventor
Yoshio Inui
Akihiko Doi
Hiroyuki Amada
Eio Yamauchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Nippon Telegraph and Telephone Corp
Priority to JP2341778A priority Critical patent/JPS54115036A/ja
Publication of JPS54115036A publication Critical patent/JPS54115036A/ja
Publication of JPS6218948B2 publication Critical patent/JPS6218948B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Information Transfer Systems (AREA)
  • Computer And Data Communications (AREA)
JP2341778A 1978-02-28 1978-02-28 Control system for microprogram Granted JPS54115036A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2341778A JPS54115036A (en) 1978-02-28 1978-02-28 Control system for microprogram

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2341778A JPS54115036A (en) 1978-02-28 1978-02-28 Control system for microprogram

Publications (2)

Publication Number Publication Date
JPS54115036A JPS54115036A (en) 1979-09-07
JPS6218948B2 true JPS6218948B2 (enrdf_load_stackoverflow) 1987-04-25

Family

ID=12109913

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2341778A Granted JPS54115036A (en) 1978-02-28 1978-02-28 Control system for microprogram

Country Status (1)

Country Link
JP (1) JPS54115036A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59206935A (ja) * 1983-05-11 1984-11-22 Mitsubishi Electric Corp 通信制御処理装置
JPS607521A (ja) * 1983-06-25 1985-01-16 Nec Corp フアイルメモリ制御方式
JPS6330942A (ja) * 1986-07-25 1988-02-09 Hitachi Ltd マイクロプログラム走行履歴表示方式

Also Published As

Publication number Publication date
JPS54115036A (en) 1979-09-07

Similar Documents

Publication Publication Date Title
US4499536A (en) Signal transfer timing control using stored data relating to operating speeds of memory and processor
JPS5914778B2 (ja) デ−タ処理装置
JPS6218948B2 (enrdf_load_stackoverflow)
JP2579170B2 (ja) メモリカード
JPH0238968B2 (enrdf_load_stackoverflow)
JP3227273B2 (ja) プログラマブルコントローラのリンク処理方式
JPS622346B2 (enrdf_load_stackoverflow)
JPH0535487A (ja) Ｏｓロード方式
JPS61123244A (ja) デ−タ通信処理装置
JPS61271555A (ja) ダイレクトメモリアクセス転送方式
JPH04277850A (ja) ディスクリプタ制御方式
JPS62241057A (ja) 入出力処理高速化回路
JPS6057603B2 (ja) 演算処理装置
JPS6130300B2 (enrdf_load_stackoverflow)
JPS61223964A (ja) デ−タ転送装置
JPS6022383B2 (ja) 入出力制御装置
JPH02149150A (ja) 通信データバッファ制御方式
JPS63168720A (ja) メモリバツフア装置
JPH01156856A (ja) データ転送制御方式
JPH02141851A (ja) レジスタ読出し回路
JPS62168246A (ja) メモリ書込み制御方式
JPH07234858A (ja) 通信機能付きプロセッサ
JPS5818032B2 (ja) 通信制御装置
JPS6146545A (ja) 入出力命令制御方法
JPS63249243A (ja) 二次記憶情報セ−ブ方式