JPS6217874B2 - - Google Patents

Info

Publication number
JPS6217874B2
JPS6217874B2 JP56015467A JP1546781A JPS6217874B2 JP S6217874 B2 JPS6217874 B2 JP S6217874B2 JP 56015467 A JP56015467 A JP 56015467A JP 1546781 A JP1546781 A JP 1546781A JP S6217874 B2 JPS6217874 B2 JP S6217874B2
Authority
JP
Japan
Prior art keywords
resin
metal
metal coating
lead
die pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56015467A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57128947A (en
Inventor
Sadami Yakuwa
Kazuharu Oonuki
Shozo Noguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Yamagata Ltd
Original Assignee
NEC Yamagata Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Yamagata Ltd filed Critical NEC Yamagata Ltd
Priority to JP56015467A priority Critical patent/JPS57128947A/ja
Publication of JPS57128947A publication Critical patent/JPS57128947A/ja
Publication of JPS6217874B2 publication Critical patent/JPS6217874B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
JP56015467A 1981-02-04 1981-02-04 Semiconductor device Granted JPS57128947A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56015467A JPS57128947A (en) 1981-02-04 1981-02-04 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56015467A JPS57128947A (en) 1981-02-04 1981-02-04 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS57128947A JPS57128947A (en) 1982-08-10
JPS6217874B2 true JPS6217874B2 (enrdf_load_stackoverflow) 1987-04-20

Family

ID=11889599

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56015467A Granted JPS57128947A (en) 1981-02-04 1981-02-04 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS57128947A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59117166U (ja) * 1983-01-27 1984-08-07 新電元工業株式会社 樹脂封止型半導体装置
US10062639B2 (en) * 2014-12-10 2018-08-28 Stmicroelectronics Sdn Bhd Integrated circuit device with plating on lead interconnection point and method of forming the device

Also Published As

Publication number Publication date
JPS57128947A (en) 1982-08-10

Similar Documents

Publication Publication Date Title
US6194777B1 (en) Leadframes with selective palladium plating
JPH0612796B2 (ja) 半導体装置
KR960705358A (ko) 전자 패키지를 어셈블링하기 위한 방법(Method for assembling an electronic package)
JP4362163B2 (ja) 半導体装置の製造方法
EP0074168A1 (en) Device and method for packaging electronic devices
JPS5864056A (ja) 半導体装置
JPS59161850A (ja) 樹脂封止型半導体装置およびそれに用いるリ−ドフレ−ム
JPS6217874B2 (enrdf_load_stackoverflow)
JPH0590465A (ja) 半導体装置
JP2873685B2 (ja) 半導体パッケージ
JPH01196153A (ja) 樹脂封止半導体装置
JPH03149865A (ja) リードフレーム
JPH0666354B2 (ja) 半導体装置
JP2596542B2 (ja) リードフレームおよびそれを用いた半導体装置
JPS60241241A (ja) 半導体装置
JPS634945B2 (enrdf_load_stackoverflow)
US20210210419A1 (en) Quad Flat No-Lead Package with Wettable Flanges
JPS61242051A (ja) 半導体装置
JPS6035552A (ja) 半導体装置
JPH01244653A (ja) 半導体装置
JP2654872B2 (ja) 半導体装置
JP3644555B2 (ja) リードフレームおよび半導体装置
JPS6050342B2 (ja) 半導体装置製造用リ−ドフレ−ム
JPH03280456A (ja) 半導体装置に用いるリードフレーム
JPS6344991Y2 (enrdf_load_stackoverflow)