JPS6213123A - デイジタル論理回路 - Google Patents
デイジタル論理回路Info
- Publication number
- JPS6213123A JPS6213123A JP15309885A JP15309885A JPS6213123A JP S6213123 A JPS6213123 A JP S6213123A JP 15309885 A JP15309885 A JP 15309885A JP 15309885 A JP15309885 A JP 15309885A JP S6213123 A JPS6213123 A JP S6213123A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- pulse train
- decision
- output
- down counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 8
- 238000006243 chemical reaction Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 1
Landscapes
- Logic Circuits (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15309885A JPS6213123A (ja) | 1985-07-10 | 1985-07-10 | デイジタル論理回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15309885A JPS6213123A (ja) | 1985-07-10 | 1985-07-10 | デイジタル論理回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6213123A true JPS6213123A (ja) | 1987-01-21 |
JPH0525406B2 JPH0525406B2 (enrdf_load_stackoverflow) | 1993-04-12 |
Family
ID=15554929
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15309885A Granted JPS6213123A (ja) | 1985-07-10 | 1985-07-10 | デイジタル論理回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6213123A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01101023A (ja) * | 1987-10-14 | 1989-04-19 | Fujitsu Ltd | 多数決判定回路 |
JPH0561090U (ja) * | 1992-01-24 | 1993-08-10 | ヤンマーディーゼル株式会社 | 活魚輸送用カゴの段積みガイド |
EP0575000A1 (en) * | 1992-06-19 | 1993-12-22 | Koninklijke Philips Electronics N.V. | Arrangement for estimating data from a noisy digital data signal and receiver comprising such an arrangement |
-
1985
- 1985-07-10 JP JP15309885A patent/JPS6213123A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01101023A (ja) * | 1987-10-14 | 1989-04-19 | Fujitsu Ltd | 多数決判定回路 |
JPH0561090U (ja) * | 1992-01-24 | 1993-08-10 | ヤンマーディーゼル株式会社 | 活魚輸送用カゴの段積みガイド |
EP0575000A1 (en) * | 1992-06-19 | 1993-12-22 | Koninklijke Philips Electronics N.V. | Arrangement for estimating data from a noisy digital data signal and receiver comprising such an arrangement |
Also Published As
Publication number | Publication date |
---|---|
JPH0525406B2 (enrdf_load_stackoverflow) | 1993-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6213123A (ja) | デイジタル論理回路 | |
US4072904A (en) | Presettable rate multiplier | |
JP2757714B2 (ja) | フレームパルス生成回路 | |
JPH01115213A (ja) | ノイズ除去回路 | |
JP3238439B2 (ja) | 同期式カウンタ | |
JP2702111B2 (ja) | 多段分周バイナリ・カウンタ | |
JPS6152493B2 (enrdf_load_stackoverflow) | ||
JP2648010B2 (ja) | パラレル―シリアル変換回路 | |
JPS6117634Y2 (enrdf_load_stackoverflow) | ||
JP2578990B2 (ja) | パルス幅変調回路 | |
JPH0324619A (ja) | 2進負数表示変換器 | |
KR100348785B1 (ko) | 고속루프가산기 | |
JPH0529924A (ja) | 9分周回路 | |
JPH0773256B2 (ja) | 誤り検出回路 | |
JPS62126718A (ja) | シリアル・パラレル変換回路 | |
JPS62150598A (ja) | 多段ラツチ回路 | |
JPS5991555A (ja) | プライオリテイ制御方式 | |
JPH0611104B2 (ja) | パルス幅変調器 | |
JPH0529925A (ja) | 11分周回路 | |
JPH01112182A (ja) | モード設定回路 | |
JPH0485796A (ja) | シフトパス制御回路 | |
JPS62131623A (ja) | パルスノイズ除去回路 | |
JPH02113619A (ja) | パルス発生回路 | |
JPH04192033A (ja) | 補数変換回路 | |
JPS63151207A (ja) | クロツクパルス制御回路 |