JPS62128345A - デ−タ処理装置 - Google Patents

デ−タ処理装置

Info

Publication number
JPS62128345A
JPS62128345A JP60269635A JP26963585A JPS62128345A JP S62128345 A JPS62128345 A JP S62128345A JP 60269635 A JP60269635 A JP 60269635A JP 26963585 A JP26963585 A JP 26963585A JP S62128345 A JPS62128345 A JP S62128345A
Authority
JP
Japan
Prior art keywords
diagnosis
memory
main memory
initial clear
size
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60269635A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0370262B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Susumu Matsuda
進 松田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP60269635A priority Critical patent/JPS62128345A/ja
Publication of JPS62128345A publication Critical patent/JPS62128345A/ja
Publication of JPH0370262B2 publication Critical patent/JPH0370262B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0393—Flexible materials

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP60269635A 1985-11-30 1985-11-30 デ−タ処理装置 Granted JPS62128345A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60269635A JPS62128345A (ja) 1985-11-30 1985-11-30 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60269635A JPS62128345A (ja) 1985-11-30 1985-11-30 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS62128345A true JPS62128345A (ja) 1987-06-10
JPH0370262B2 JPH0370262B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-11-07

Family

ID=17475096

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60269635A Granted JPS62128345A (ja) 1985-11-30 1985-11-30 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS62128345A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0454548A (ja) * 1990-06-21 1992-02-21 Sharp Corp 計算機システムのメモリチエック方式
JPH04260147A (ja) * 1991-02-15 1992-09-16 Nec Corp ローカルメモリの診断方式
JPH0756818A (ja) * 1990-02-14 1995-03-03 Internatl Business Mach Corp <Ibm> コンピュータのシステム記憶装置を試験する方法および装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0756818A (ja) * 1990-02-14 1995-03-03 Internatl Business Mach Corp <Ibm> コンピュータのシステム記憶装置を試験する方法および装置
JPH0454548A (ja) * 1990-06-21 1992-02-21 Sharp Corp 計算機システムのメモリチエック方式
JPH04260147A (ja) * 1991-02-15 1992-09-16 Nec Corp ローカルメモリの診断方式

Also Published As

Publication number Publication date
JPH0370262B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-11-07

Similar Documents

Publication Publication Date Title
JP2633458B2 (ja) Ｄｍａチヤネル装置及びｄｍａチヤネルの変換装置
US4028675A (en) Method and apparatus for refreshing semiconductor memories in multi-port and multi-module memory system
AU651747B2 (en) Arbitration control logic for computer system having dual bus architecture
JPH02503485A (ja) 多目的メモリ
JPS5922251B2 (ja) 多数未完情報要求を与えるシステム
KR910017296A (ko) 멀티-마스터 버스 파이프라이닝 실행방법 및 장치
JPH02143645U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH05242010A (ja) 双方向データ記憶機能付きのバスインターフェースユニットを備えたコンピュータシステム及びその方法
JPH04262445A (ja) 割込みコントローラを有するパーソナル・コンピュータ・システム
JP2002259130A (ja) 情報処理システムおよびその起動制御方法
JP2000242612A (ja) メモリ及びバスを共有化したシステム
JPS62128345A (ja) デ−タ処理装置
JPH08179937A (ja) ブートプログラム切替え装置及びその方法
JPH10133918A (ja) コンピュータシステム
JPH10240607A (ja) メモリシステム
JPH11338838A (ja) マルチプロセッサシステムにおける障害情報のパラレルダンプ採取方法及び方式
JP3076155B2 (ja) マルチプロセッサシステムの初期設定方式
US6141735A (en) Performing a memory access cycle in a multi-processor computer system
JPS6029131B2 (ja) 診断方式
JPH06161974A (ja) マルチｃｐｕボードの診断方法
JPS6376041A (ja) 複数ポ−トに対するデ−タのリ−ド，ライト方式
JPH03231393A (ja) Ｉｃカード
JPS6127793B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH04278662A (ja) マルチプロセッサシステム
JPH05134971A (ja) コンピユータ装置