JPS62125589A - 半導体集積回路 - Google Patents
半導体集積回路Info
- Publication number
- JPS62125589A JPS62125589A JP60267708A JP26770885A JPS62125589A JP S62125589 A JPS62125589 A JP S62125589A JP 60267708 A JP60267708 A JP 60267708A JP 26770885 A JP26770885 A JP 26770885A JP S62125589 A JPS62125589 A JP S62125589A
- Authority
- JP
- Japan
- Prior art keywords
- address
- write
- delay
- writing
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Dram (AREA)
- Static Random-Access Memory (AREA)
- Pulse Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60267708A JPS62125589A (ja) | 1985-11-27 | 1985-11-27 | 半導体集積回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60267708A JPS62125589A (ja) | 1985-11-27 | 1985-11-27 | 半導体集積回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62125589A true JPS62125589A (ja) | 1987-06-06 |
JPH0556597B2 JPH0556597B2 (enrdf_load_stackoverflow) | 1993-08-19 |
Family
ID=17448440
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60267708A Granted JPS62125589A (ja) | 1985-11-27 | 1985-11-27 | 半導体集積回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62125589A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0318136A (ja) * | 1989-06-15 | 1991-01-25 | Nippondenso Co Ltd | 警報制御機能付無線ページング受信機 |
JPH0329179A (ja) * | 1989-06-26 | 1991-02-07 | Nec Corp | メモリ回路装置 |
-
1985
- 1985-11-27 JP JP60267708A patent/JPS62125589A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0318136A (ja) * | 1989-06-15 | 1991-01-25 | Nippondenso Co Ltd | 警報制御機能付無線ページング受信機 |
JPH0329179A (ja) * | 1989-06-26 | 1991-02-07 | Nec Corp | メモリ回路装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH0556597B2 (enrdf_load_stackoverflow) | 1993-08-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100268429B1 (ko) | 동기형반도체메모리장치의데이터의입력회로및데이터입력방법 | |
JPH10302462A (ja) | 半導体記憶装置 | |
US4271483A (en) | Delay circuits | |
JPH07111822B2 (ja) | 半導体記憶装置 | |
KR100355229B1 (ko) | 카스 명령의 동작 지연 기능을 구비한 반도체 메모리 장치및 이에 적용되는 버퍼와 신호전송 회로 | |
KR960042730A (ko) | 반도체기억장치 | |
KR100341181B1 (ko) | 연속적인 읽기 동작을 지원하는 동기형 마스크 롬 장치 | |
JPH0283891A (ja) | 半導体メモリ | |
JPS61194910A (ja) | デイジタル信号遅延用回路装置 | |
JPS62125589A (ja) | 半導体集積回路 | |
KR960032217A (ko) | 듀얼포트 메모리 장치 및 듀얼포트 메모리 장치의 시리얼데이타 출력방법 | |
JP2624680B2 (ja) | 半導体記憶装置 | |
US6115289A (en) | Flash memory device | |
US6804166B2 (en) | Method and apparatus for operating a semiconductor memory at double data transfer rate | |
US4734888A (en) | Circuit arrangement comprising a matrix shaped memory arrangement for variably adjustable time delay of digital signals | |
JPS6373323A (ja) | バツフアメモリ装置 | |
JPS5927624A (ja) | 論理変更可能な集積回路 | |
JPS6146916B2 (enrdf_load_stackoverflow) | ||
JP2566911B2 (ja) | デユアルポ−トメモリ | |
JP2788729B2 (ja) | 制御信号発生回路 | |
JPH0750856B2 (ja) | 遅延回路 | |
KR890004805Y1 (ko) | 씨디롬(cd-rom) 드라이버의 디지탈 데이터 순서 변환회로 | |
JPS60147996A (ja) | 半導体記憶装置 | |
SU1383326A1 (ru) | Устройство дл программируемой задержки информации | |
JPS6080193A (ja) | メモリシステム |