JPS6210390B2 - - Google Patents

Info

Publication number
JPS6210390B2
JPS6210390B2 JP54168645A JP16864579A JPS6210390B2 JP S6210390 B2 JPS6210390 B2 JP S6210390B2 JP 54168645 A JP54168645 A JP 54168645A JP 16864579 A JP16864579 A JP 16864579A JP S6210390 B2 JPS6210390 B2 JP S6210390B2
Authority
JP
Japan
Prior art keywords
scan
test
memory element
flip
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54168645A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5690271A (en
Inventor
Masayuki Inagaki
Seiichiro Hayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Nippon Telegraph and Telephone Corp
Priority to JP16864579A priority Critical patent/JPS5690271A/ja
Publication of JPS5690271A publication Critical patent/JPS5690271A/ja
Publication of JPS6210390B2 publication Critical patent/JPS6210390B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
JP16864579A 1979-12-25 1979-12-25 Testing method for logic device Granted JPS5690271A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16864579A JPS5690271A (en) 1979-12-25 1979-12-25 Testing method for logic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16864579A JPS5690271A (en) 1979-12-25 1979-12-25 Testing method for logic device

Publications (2)

Publication Number Publication Date
JPS5690271A JPS5690271A (en) 1981-07-22
JPS6210390B2 true JPS6210390B2 (enrdf_load_stackoverflow) 1987-03-05

Family

ID=15871867

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16864579A Granted JPS5690271A (en) 1979-12-25 1979-12-25 Testing method for logic device

Country Status (1)

Country Link
JP (1) JPS5690271A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5859632A (ja) * 1981-10-02 1983-04-08 Matsushita Electronics Corp 半導体集積回路
JPS643744A (en) * 1987-06-26 1989-01-09 Hitachi Ltd Lsi test method

Also Published As

Publication number Publication date
JPS5690271A (en) 1981-07-22

Similar Documents

Publication Publication Date Title
US7617425B2 (en) Method for at-speed testing of memory interface using scan
JP4422427B2 (ja) 単一チップシステム及びこのシステムのテスト／デバッグ方法
US8156391B2 (en) Data controlling in the MBIST chain architecture
JPS63182585A (ja) テスト容易化機能を備えた論理回路
JPH05108396A (ja) プロセツサ回路
TW200424842A (en) Method and apparatus for testing embedded cores
US6341092B1 (en) Designing memory for testability to support scan capability in an asic design
US5339320A (en) Architecture of circuitry for generating test mode signals
JPS6210390B2 (enrdf_load_stackoverflow)
JPH08292237A (ja) ２進データ出力インタフェース
KR0170210B1 (ko) 메모리 장치의 테스트 회로
JPH0432349B2 (enrdf_load_stackoverflow)
JPS59211146A (ja) スキヤンイン方法
JPS6258025B2 (enrdf_load_stackoverflow)
JPS63108747A (ja) ゲ−トアレイ集積回路
JPS6161428B2 (enrdf_load_stackoverflow)
JPH026772A (ja) 集積回路
JP3024310B2 (ja) 論理回路の検査装置
Tan et al. A Multi-mode Configuration Circuit Design for SoPC
JPS6248863B2 (enrdf_load_stackoverflow)
JPH05334116A (ja) デバッグ制御方式
JPS63193238A (ja) アドレススキヤン方式
JPS5833581B2 (ja) 診断に適した論理パッケ−ジ
JPH04328475A (ja) 試験回路付半導体装置
JPS59211123A (ja) 半導体集積回路