JPS6161428B2 - - Google Patents
Info
- Publication number
- JPS6161428B2 JPS6161428B2 JP55166076A JP16607680A JPS6161428B2 JP S6161428 B2 JPS6161428 B2 JP S6161428B2 JP 55166076 A JP55166076 A JP 55166076A JP 16607680 A JP16607680 A JP 16607680A JP S6161428 B2 JPS6161428 B2 JP S6161428B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- circuit
- data
- package
- test
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 claims description 48
- 238000000034 method Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000002093 peripheral effect Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 230000006386 memory function Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318555—Control logic
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55166076A JPS5789155A (en) | 1980-11-25 | 1980-11-25 | Integrated logical operation circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55166076A JPS5789155A (en) | 1980-11-25 | 1980-11-25 | Integrated logical operation circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5789155A JPS5789155A (en) | 1982-06-03 |
| JPS6161428B2 true JPS6161428B2 (enrdf_load_stackoverflow) | 1986-12-25 |
Family
ID=15824528
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55166076A Granted JPS5789155A (en) | 1980-11-25 | 1980-11-25 | Integrated logical operation circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5789155A (enrdf_load_stackoverflow) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4503386A (en) * | 1982-04-20 | 1985-03-05 | International Business Machines Corporation | Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks |
| JPS62126367A (ja) * | 1985-11-26 | 1987-06-08 | Nec Corp | 論理用集積回路 |
| JP2608956B2 (ja) * | 1989-06-14 | 1997-05-14 | 松下電子工業株式会社 | 半導体集積回路 |
-
1980
- 1980-11-25 JP JP55166076A patent/JPS5789155A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5789155A (en) | 1982-06-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2513904B2 (ja) | テスト容易化回路 | |
| CA1126413A (en) | Method and arrangement of testing sequential circuits represented by monolithically integrated semiconductor circuits | |
| US4621363A (en) | Testing and diagnostic device for digital computers | |
| JPH05108396A (ja) | プロセツサ回路 | |
| JPH01195379A (ja) | 論理回路 | |
| JPS6161428B2 (enrdf_load_stackoverflow) | ||
| US6061284A (en) | Core test control | |
| JPS61217839A (ja) | スキヤン方式 | |
| JP3328160B2 (ja) | 論理集積回路のテスト装置 | |
| JPS6258025B2 (enrdf_load_stackoverflow) | ||
| JPH112664A (ja) | バウンダリスキャンレジスタ | |
| JP2874248B2 (ja) | 診断用スキャンパス付き電子回路 | |
| JPH0731225B2 (ja) | 半導体集積回路装置 | |
| JPS634211B2 (enrdf_load_stackoverflow) | ||
| JPH026772A (ja) | 集積回路 | |
| EP0768538B2 (en) | Method and tester for applying a pulse trigger to a unit to be triggered | |
| JPS6210390B2 (enrdf_load_stackoverflow) | ||
| JPS6342482A (ja) | チツプ品名判別方式 | |
| JPH0389178A (ja) | 半導体集積回路 | |
| JPS6039186B2 (ja) | 半導体素子 | |
| JPH0746123B2 (ja) | 集積回路の試験方式 | |
| JPS6324330A (ja) | 試験容易化方式 | |
| JPH04337484A (ja) | スキャンテスト方式 | |
| JPS63132185A (ja) | 入力回路装置 | |
| JPS63193238A (ja) | アドレススキヤン方式 |