JPS6182260A - 入出力割込み制御方式 - Google Patents

入出力割込み制御方式

Info

Publication number
JPS6182260A
JPS6182260A JP59185983A JP18598384A JPS6182260A JP S6182260 A JPS6182260 A JP S6182260A JP 59185983 A JP59185983 A JP 59185983A JP 18598384 A JP18598384 A JP 18598384A JP S6182260 A JPS6182260 A JP S6182260A
Authority
JP
Japan
Prior art keywords
input
cpu
interrupt
output
information storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59185983A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0337220B2 (cs
Inventor
Tadashi Hanada
正 花田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59185983A priority Critical patent/JPS6182260A/ja
Publication of JPS6182260A publication Critical patent/JPS6182260A/ja
Publication of JPH0337220B2 publication Critical patent/JPH0337220B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP59185983A 1984-09-05 1984-09-05 入出力割込み制御方式 Granted JPS6182260A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59185983A JPS6182260A (ja) 1984-09-05 1984-09-05 入出力割込み制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59185983A JPS6182260A (ja) 1984-09-05 1984-09-05 入出力割込み制御方式

Publications (2)

Publication Number Publication Date
JPS6182260A true JPS6182260A (ja) 1986-04-25
JPH0337220B2 JPH0337220B2 (cs) 1991-06-04

Family

ID=16180304

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59185983A Granted JPS6182260A (ja) 1984-09-05 1984-09-05 入出力割込み制御方式

Country Status (1)

Country Link
JP (1) JPS6182260A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012506091A (ja) * 2008-10-14 2012-03-08 フリースケール セミコンダクター インコーポレイテッド データ処理システムにおける割込承認

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012506091A (ja) * 2008-10-14 2012-03-08 フリースケール セミコンダクター インコーポレイテッド データ処理システムにおける割込承認

Also Published As

Publication number Publication date
JPH0337220B2 (cs) 1991-06-04

Similar Documents

Publication Publication Date Title
US5481756A (en) DMA controller mailing auto-initialize halting unit
JPS6182260A (ja) 入出力割込み制御方式
EP0614148A1 (en) Data processing apparatus
JPS63305445A (ja) 電源切断時のデ−タ書込み方式
JPH0511339B2 (cs)
JP2522412B2 (ja) プログラマブルコントロ―ラと入出力装置の間の通信方法
JP3227273B2 (ja) プログラマブルコントローラのリンク処理方式
JP2859396B2 (ja) データ処理システム
JP2501393B2 (ja) 直接メモリアクセス装置
JP3227274B2 (ja) プログラマブルコントローラのリンク処理方式
JPS6245575B2 (cs)
JPH0468458A (ja) データ通信処理装置
JPH02235134A (ja) 外部記憶装置管理方式
JPS58142465A (ja) デ−タ転送・処理装置
JPH103463A (ja) プロセッサ間通信方法
JPH0638251B2 (ja) 多重プロセツサ−におけるオンライン方式
JPH0318951A (ja) コマンド排他制御方法
JPS60158750A (ja) 高速通信回線のインターフェース回路
JPH0316653B2 (cs)
JPH0395652A (ja) 二重化システム用記憶装置
JPS63163952A (ja) デ−タ転送方式
JPS62145345A (ja) 直接メモリアクセス間隔制御方式
JPS61273659A (ja) デ−タ処理方式
JPS61131154A (ja) デ−タ転送制御方式
JPH0689254A (ja) 情報処理装置