JPS6175558A - 混成集積回路装置 - Google Patents

混成集積回路装置

Info

Publication number
JPS6175558A
JPS6175558A JP19800884A JP19800884A JPS6175558A JP S6175558 A JPS6175558 A JP S6175558A JP 19800884 A JP19800884 A JP 19800884A JP 19800884 A JP19800884 A JP 19800884A JP S6175558 A JPS6175558 A JP S6175558A
Authority
JP
Japan
Prior art keywords
integrated circuit
mounting density
circuit device
hybrid integrated
external terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP19800884A
Other languages
English (en)
Inventor
Kazuharu Ishihama
石濱　和治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP19800884A priority Critical patent/JPS6175558A/ja
Publication of JPS6175558A publication Critical patent/JPS6175558A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/144—Stacked arrangements of planar printed circuit boards

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Combinations Of Printed Boards (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 （発明の分野） 本発明は、チップ部品及び半導体ベレットが各々の両面
！Ｆたけ、片面に搭載され、二枚以上の厚膜、薄膜また
は、プリント配線基板の相互の電気的接続が前記回路基
板に取付けられた外部端子に工りなされる混成集積回路
装置に関する。
（従来技術） 従来二枚の回路基板が使用される混成集積回路装置全第
２図に示す厚膜印刷基板１−ａ、ｌ−ｂ。
各々に半導体ベレット２−やチップコンデンサ５全搭載
した後、各々の部品搭載面の裏面全張り合せ。
次に前記二枚の基板ケ外部端子８で挾み込み電気的接続
を行われる構造が、一般的であり２両面実装に不可能で
あった。
（発明の目的） 本発明の目的は、両面またに片面に部品が実装された二
枚以上の基板？外部端子で相互接続することにより実装
密度の向上及び混成集積回路装置の機能に拡張性、柔軟
性？持たせることＫｉる。
（発明の構成・効果） 次に、本発明の構成及び効果全図面ケ用いて駿。
明する。第１図に、本発明の実施例ケ示すもので両面印
刷された厚膜基板１、裏面に半導体ペレット２ヶ搭載し
金線３で接続しシリコン樹脂４で被穆後表面にテップコ
ンテンサ５や小型モールド半導体６及びＵ′：ｒ−型外
部端子７−　ａ　２牛田接続する。
次に同様の工程で組立られた第２の基板の外部端子７−
ｂの１１字型ＶＣ屈曲した凹部に前記外部端子７−　ａ
な・挿入１２市気的接続がなされるものでおる。
さらに第１の基板の端子７−　ａの［り部に同様に第３
のＩ板を積付けることも可能である。以上の通９１Ａ部
リード？Ｕ字型に加工し友部分全利用し基板全型ね合わ
すことに工り両面に部品が実装できるため従来の技術に
比較して同一面積で２倍の実装密１ｆ？ｙｔ現できる上
、さらに基板會３段、４段と重ね上げることによりさら
に実装密度を土げることがｆｉＪ卵′Ｔ：ある。′１次
−例として１段目の基板にマイクログロセッツのベレッ
トと該周辺部品ケ搭載し２１９　［］以降の基板にＲＡ
　Ｍ　（Ｒａｎｄｏｍ　Ａｃ５ｅｓｓ　Ｍｅｔｎｏｒｙ
）　、　ＲＯＭ　（Ｉもｅａｄ　０ｎｌｙ　Ｍｅｍｏｒ
ｙ）及び、周辺ＬＳＩ？ｌｌ−弘戟する構成に利用すれ
ば前記基板の増設や差し替えが可能でろるから、本発明
により拡張性がるりかつ機能會柔軟に変更できる混成集
積回路装置が実現できるものである。
（発明の゛まとめ） 以上の通９本発明によ、り２枚以上の両面実装基板から
なる混成集積回路装置が実現できるため従来技術に比較
して実装密度が格段と向上するとともに価格的にもより
安価なものとなる。さらに任意に増設、差し替え可能で
あるとから機能面に於いても汎用性會もたすことができ
応用範囲も多岐にわたるものである。本実施例に於いて
は、ＤＩＰ型構造について記載したがＳＩＰ型やその他
の構造でも容易に適用可能でろ９本実施例にのみ限定さ
れるものでない。
【図面の簡単な説明】
第１図は本発明の実施例の断面図である。第２図は従来
技術による一般的構造の断面図？示す。

Claims (1)

    【特許請求の範囲】
  1. 　厚膜、薄膜またはプリント配線基板に取付けられる外
    部端子の中間部分がＵ字型に屈曲し該凹部に前記基板と
    は別個に設けた基板に取付けられた外部端子が挿入され
    電気的接続がなされることを特徴とする混成集積回路装
    置。
JP19800884A 1984-09-21 1984-09-21 混成集積回路装置 Pending JPS6175558A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19800884A JPS6175558A (ja) 1984-09-21 1984-09-21 混成集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19800884A JPS6175558A (ja) 1984-09-21 1984-09-21 混成集積回路装置

Publications (1)

Publication Number Publication Date
JPS6175558A true JPS6175558A (ja) 1986-04-17

Family

ID=16383973

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19800884A Pending JPS6175558A (ja) 1984-09-21 1984-09-21 混成集積回路装置

Country Status (1)

Country Link
JP (1) JPS6175558A (ja)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1988008203A1 (en) * 1987-04-17 1988-10-20 Xoc Devices, Inc. Packaging system for stacking integrated circuits
JPH0286198U (ja) * 1988-12-22 1990-07-09
JPH02177495A (ja) * 1988-12-28 1990-07-10 Taiyo Yuden Co Ltd 二重構造混成集積回路装置の製造方法
US4953005A (en) * 1987-04-17 1990-08-28 Xoc Devices, Inc. Packaging system for stacking integrated circuits
US5191404A (en) * 1989-12-20 1993-03-02 Digital Equipment Corporation High density memory array packaging
US5280193A (en) * 1992-05-04 1994-01-18 Lin Paul T Repairable semiconductor multi-package module having individualized package bodies on a PC board substrate
US5514907A (en) * 1995-03-21 1996-05-07 Simple Technology Incorporated Apparatus for stacking semiconductor chips
EP3163616A1 (en) * 2015-10-14 2017-05-03 MediaTek Inc. Semiconductor integrated circuit device

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1988008203A1 (en) * 1987-04-17 1988-10-20 Xoc Devices, Inc. Packaging system for stacking integrated circuits
US4953005A (en) * 1987-04-17 1990-08-28 Xoc Devices, Inc. Packaging system for stacking integrated circuits
JPH0286198U (ja) * 1988-12-22 1990-07-09
JPH02177495A (ja) * 1988-12-28 1990-07-10 Taiyo Yuden Co Ltd 二重構造混成集積回路装置の製造方法
US5191404A (en) * 1989-12-20 1993-03-02 Digital Equipment Corporation High density memory array packaging
US5280193A (en) * 1992-05-04 1994-01-18 Lin Paul T Repairable semiconductor multi-package module having individualized package bodies on a PC board substrate
US5514907A (en) * 1995-03-21 1996-05-07 Simple Technology Incorporated Apparatus for stacking semiconductor chips
USRE36916E (en) * 1995-03-21 2000-10-17 Simple Technology Incorporated Apparatus for stacking semiconductor chips
EP3163616A1 (en) * 2015-10-14 2017-05-03 MediaTek Inc. Semiconductor integrated circuit device
US10581414B2 (en) 2015-10-14 2020-03-03 Mediatek Inc. Semiconductor integrated circuit device

Similar Documents

Publication Publication Date Title
JP2001203319A (ja) 積層型半導体装置
EP0509065A4 (ja)
JPH07142674A (ja) パワ−モジュ−ル
US6630727B1 (en) Modularly expandable multi-layered semiconductor component
JPS6266506A (ja) 多層セラミツクコンデンサ−を含む高静電容量ブスバ−
JPS6175558A (ja) 混成集積回路装置
JPH0529537A (ja) 半導体モジユール構造
JP3656861B2 (ja) 半導体集積回路装置及び半導体集積回路装置の製造方法
JP2821315B2 (ja) シングルインラインモジュール
JPH09107067A (ja) 半導体装置
JPH08191186A (ja) 多層配線基板
JPH02343A (ja) 電子部品搭載用基板
JPH02164096A (ja) 多層電子回路基板とその製造方法
JPS5996759A (ja) 半導体装置
JPH01302757A (ja) 基板集合シート
KR950002210B1 (ko) 반도체 칩 실장 방법
JP3170004B2 (ja) セラミック回路基板
JPS5994856A (ja) 複合回路装置とその実装方法
JPH0278253A (ja) 多層プラスチックチップキャリア
JPH05226518A (ja) 混成集積回路装置
JPH01293556A (ja) 半導体装置の製造方法
JPS6244859B2 (ja)
JPH098216A (ja) 電子回路装置
JPH01257392A (ja) 多層混成集積回路装置
JPS58225687A (ja) 電気回路部品とその実装方法