JPS6154254B2 - - Google Patents

Info

Publication number
JPS6154254B2
JPS6154254B2 JP8425879A JP8425879A JPS6154254B2 JP S6154254 B2 JPS6154254 B2 JP S6154254B2 JP 8425879 A JP8425879 A JP 8425879A JP 8425879 A JP8425879 A JP 8425879A JP S6154254 B2 JPS6154254 B2 JP S6154254B2
Authority
JP
Japan
Prior art keywords
layer
silicon nitride
conductivity type
region
nitride film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP8425879A
Other languages
English (en)
Japanese (ja)
Other versions
JPS568849A (en
Inventor
Mitsutaka Morimoto
Hiroki Muta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP8425879A priority Critical patent/JPS568849A/ja
Publication of JPS568849A publication Critical patent/JPS568849A/ja
Publication of JPS6154254B2 publication Critical patent/JPS6154254B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP8425879A 1979-07-03 1979-07-03 Manufacture of semiconductor integrated circuit Granted JPS568849A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8425879A JPS568849A (en) 1979-07-03 1979-07-03 Manufacture of semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8425879A JPS568849A (en) 1979-07-03 1979-07-03 Manufacture of semiconductor integrated circuit

Publications (2)

Publication Number Publication Date
JPS568849A JPS568849A (en) 1981-01-29
JPS6154254B2 true JPS6154254B2 (enrdf_load_stackoverflow) 1986-11-21

Family

ID=13825421

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8425879A Granted JPS568849A (en) 1979-07-03 1979-07-03 Manufacture of semiconductor integrated circuit

Country Status (1)

Country Link
JP (1) JPS568849A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5818965A (ja) * 1981-07-28 1983-02-03 Toshiba Corp 半導体装置の製造方法
JP2534508B2 (ja) * 1987-08-11 1996-09-18 セイコーエプソン株式会社 高耐圧mos型半導体装置の製造方法
JP3410495B2 (ja) * 1992-09-30 2003-05-26 東レ・ダウコーニング・シリコーン株式会社 表面塗布剤

Also Published As

Publication number Publication date
JPS568849A (en) 1981-01-29

Similar Documents

Publication Publication Date Title
JP2598481B2 (ja) 半導体装置及びその自己整列金属化部分の形成方法
KR960001602B1 (ko) 집적회로 제조방법
US4505027A (en) Method of making MOS device using metal silicides or polysilicon for gates and impurity source for active regions
EP0066097A2 (en) Silicide contacts for CMOS devices
US4476482A (en) Silicide contacts for CMOS devices
EP0190928A2 (en) Integrated MOS transistor and method of manufacturing it
GB1567197A (en) Methods of manufacturing semiconductor devices
US3936865A (en) Semiconductor devices having conductor tracks at different levels and interconnections therebetween
JPH04229647A (ja) 自己整合けい素化合物化mos工法による精密抵抗体の製造方法
JPS62162362A (ja) Mos型集積回路及びその製造方法
JPH0586663B2 (enrdf_load_stackoverflow)
US4549199A (en) Semiconductor device providing a contact structure which can be miniaturized
JPS6154252B2 (enrdf_load_stackoverflow)
JPH0654795B2 (ja) 半導体集積回路装置及びその製造方法
US4812417A (en) Method of making self aligned external and active base regions in I.C. processing
US4883772A (en) Process for making a self-aligned silicide shunt
JPS6154254B2 (enrdf_load_stackoverflow)
JPS6054792B2 (ja) 半導体装置
US6707105B2 (en) Semiconductor device for limiting leakage current
GB2152283A (en) Gate protection arrangement for a semiconductor device
JPS6154253B2 (enrdf_load_stackoverflow)
JPS6237960A (ja) 読み出し専用半導体記憶装置の製造方法
EP0264309B1 (en) Self-aligned base shunt for transistor
EP0141571A2 (en) High performance two layer metal cmos process using a reduced number of masks
JPS6057949A (ja) 半導体装置