JPS6148778B2 - - Google Patents
Info
- Publication number
- JPS6148778B2 JPS6148778B2 JP53149111A JP14911178A JPS6148778B2 JP S6148778 B2 JPS6148778 B2 JP S6148778B2 JP 53149111 A JP53149111 A JP 53149111A JP 14911178 A JP14911178 A JP 14911178A JP S6148778 B2 JPS6148778 B2 JP S6148778B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- wiring
- layer
- polycrystalline silicon
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14911178A JPS5575243A (en) | 1978-12-04 | 1978-12-04 | Method of fabricating mis semiconductor device having two-layer polycrystalline silicon wired layer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14911178A JPS5575243A (en) | 1978-12-04 | 1978-12-04 | Method of fabricating mis semiconductor device having two-layer polycrystalline silicon wired layer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5575243A JPS5575243A (en) | 1980-06-06 |
| JPS6148778B2 true JPS6148778B2 (enExample) | 1986-10-25 |
Family
ID=15467937
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14911178A Granted JPS5575243A (en) | 1978-12-04 | 1978-12-04 | Method of fabricating mis semiconductor device having two-layer polycrystalline silicon wired layer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5575243A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0296179U (enExample) * | 1989-01-19 | 1990-07-31 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5821355A (ja) * | 1981-07-29 | 1983-02-08 | Nec Corp | 半導体装置 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS583380B2 (ja) * | 1977-03-04 | 1983-01-21 | 株式会社日立製作所 | 半導体装置とその製造方法 |
-
1978
- 1978-12-04 JP JP14911178A patent/JPS5575243A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0296179U (enExample) * | 1989-01-19 | 1990-07-31 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5575243A (en) | 1980-06-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4306915A (en) | Method of making electrode wiring regions and impurity doped regions self-aligned therefrom | |
| JPS5946107B2 (ja) | Mis型半導体装置の製造法 | |
| JPS6148778B2 (enExample) | ||
| JPS5950104B2 (ja) | ハンドウタイソウチ | |
| JPS6115595B2 (enExample) | ||
| EP0042040B1 (en) | Method of manufacturing an insulated gate field-effect transistor in a silicon wafer | |
| JPS59169179A (ja) | 半導体集積回路装置 | |
| JPS6038864B2 (ja) | 半導体装置 | |
| JPS61194764A (ja) | 半導体装置の製造方法 | |
| JPS6028141B2 (ja) | 半導体装置の製法 | |
| JPS6331944B2 (enExample) | ||
| JPS61129872A (ja) | 半導体装置の製造方法 | |
| JP2753849B2 (ja) | 半導体装置 | |
| JPS6142171A (ja) | 不揮発性半導体メモリ装置の製造方法 | |
| JPS6154661A (ja) | 半導体装置の製造方法 | |
| JPS60121769A (ja) | Mis半導体装置の製法 | |
| JPH0431193B2 (enExample) | ||
| JPS6230364A (ja) | Mis半導体装置の製法 | |
| JPS6160578B2 (enExample) | ||
| JPH0482220A (ja) | 半導体装置の製造方法 | |
| JPH07120805B2 (ja) | 半導体装置およびその製造方法 | |
| JPH0582066B2 (enExample) | ||
| JPS639748B2 (enExample) | ||
| JPH0230145A (ja) | 半導体装置の製造方法 | |
| JPS6130758B2 (enExample) |