JPS6147430B2 - - Google Patents

Info

Publication number
JPS6147430B2
JPS6147430B2 JP15862680A JP15862680A JPS6147430B2 JP S6147430 B2 JPS6147430 B2 JP S6147430B2 JP 15862680 A JP15862680 A JP 15862680A JP 15862680 A JP15862680 A JP 15862680A JP S6147430 B2 JPS6147430 B2 JP S6147430B2
Authority
JP
Japan
Prior art keywords
circuit
synchronization signal
image processing
display
initialization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP15862680A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5781292A (en
Inventor
Yoshihide Fujioka
Morihisa Sogabe
Hiroshi Kinoshita
Toshihiro Ooba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP15862680A priority Critical patent/JPS5781292A/ja
Publication of JPS5781292A publication Critical patent/JPS5781292A/ja
Publication of JPS6147430B2 publication Critical patent/JPS6147430B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
JP15862680A 1980-11-10 1980-11-10 Image processing circuit system Granted JPS5781292A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15862680A JPS5781292A (en) 1980-11-10 1980-11-10 Image processing circuit system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15862680A JPS5781292A (en) 1980-11-10 1980-11-10 Image processing circuit system

Publications (2)

Publication Number Publication Date
JPS5781292A JPS5781292A (en) 1982-05-21
JPS6147430B2 true JPS6147430B2 (enrdf_load_stackoverflow) 1986-10-18

Family

ID=15675813

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15862680A Granted JPS5781292A (en) 1980-11-10 1980-11-10 Image processing circuit system

Country Status (1)

Country Link
JP (1) JPS5781292A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6156389A (ja) * 1984-08-03 1986-03-22 富士通株式会社 デイスプレイ制御方式
JPS63286890A (ja) * 1987-05-19 1988-11-24 日本電気株式会社 表示装置の初期設定回路
JP2635628B2 (ja) * 1987-06-19 1997-07-30 株式会社東芝 表示制御装置
JPH0731488B2 (ja) * 1991-12-12 1995-04-10 三菱電機株式会社 ディジタル設定機能付きモニタ装置

Also Published As

Publication number Publication date
JPS5781292A (en) 1982-05-21

Similar Documents

Publication Publication Date Title
US4388621A (en) Drive circuit for character and graphic display device
JPS6147430B2 (enrdf_load_stackoverflow)
JPH0454909B2 (enrdf_load_stackoverflow)
JPH03196188A (ja) 情報処理装置の表示方式
JPH10254425A (ja) タイミング調整回路
JP3809242B2 (ja) 画像データの転送装置
KR910006338Y1 (ko) 문자발생기에 의한 확대문자표시회로
JPS6253834B2 (enrdf_load_stackoverflow)
JPH02220097A (ja) イメージデータ表示方式
KR790001245B1 (ko) 한글 모아쓰기 및 영문겸용 CRT(Cathode Ray Tube) 단말장치의 문자정보 합성방식
JPS603198B2 (ja) 並列同期型タイミング発生装置
JPS5820438B2 (ja) 表示装置
Matherat A chip for low-cost raster-scan graphic display
JPH0268672A (ja) 画像処理プロセッサのアドレス発生部
SU1658156A1 (ru) Формирователь тестов
JPS58140784A (ja) パタ−ン発生回路
KR890017961A (ko) 픽처-인-픽처 콘트롤러에 있어서 듀얼포트 메모리 제어신호 발생회로
JPH087547B2 (ja) 表示メモリアドレス装置
JPH06100904B2 (ja) メモリアクセス装置
JPS6153736B2 (enrdf_load_stackoverflow)
JPH08106430A (ja) データ転送方法
JPH02254549A (ja) データ自動読取り方式および自動書込み方式
JPH0343792A (ja) 文字表示装置
JPS58134683A (ja) Ｃｒｔデイスプレイ装置
JPH0323916B2 (enrdf_load_stackoverflow)