JPS6137658B2 - - Google Patents

Info

Publication number
JPS6137658B2
JPS6137658B2 JP53134236A JP13423678A JPS6137658B2 JP S6137658 B2 JPS6137658 B2 JP S6137658B2 JP 53134236 A JP53134236 A JP 53134236A JP 13423678 A JP13423678 A JP 13423678A JP S6137658 B2 JPS6137658 B2 JP S6137658B2
Authority
JP
Japan
Prior art keywords
signal
circuit
data
output
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53134236A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5561847A (en
Inventor
Shiro Maeda
Shigeru Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP13423678A priority Critical patent/JPS5561847A/ja
Publication of JPS5561847A publication Critical patent/JPS5561847A/ja
Publication of JPS6137658B2 publication Critical patent/JPS6137658B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
JP13423678A 1978-10-31 1978-10-31 Check unit for input and output circuit Granted JPS5561847A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13423678A JPS5561847A (en) 1978-10-31 1978-10-31 Check unit for input and output circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13423678A JPS5561847A (en) 1978-10-31 1978-10-31 Check unit for input and output circuit

Publications (2)

Publication Number Publication Date
JPS5561847A JPS5561847A (en) 1980-05-09
JPS6137658B2 true JPS6137658B2 (enrdf_load_stackoverflow) 1986-08-25

Family

ID=15123597

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13423678A Granted JPS5561847A (en) 1978-10-31 1978-10-31 Check unit for input and output circuit

Country Status (1)

Country Link
JP (1) JPS5561847A (enrdf_load_stackoverflow)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52127637A (en) * 1976-04-19 1977-10-26 Hitachi Ltd Gas burner
JPS5449044A (en) * 1977-09-26 1979-04-18 Sanki Denshi Kogyo Kk Card or like automatic retrieving device

Also Published As

Publication number Publication date
JPS5561847A (en) 1980-05-09

Similar Documents

Publication Publication Date Title
US4684885A (en) Arrangement for on-line diagnostic testing of an off-line standby processor in a duplicated processor configuration
US5019966A (en) Dual processors using busy signal for controlling transfer for predetermined length data when receiving processor is processing previously received data
EP0335424A3 (en) Improved parity checking apparatus
US4692691A (en) Test system for keyboard interface circuit
JP2811911B2 (ja) シリアルデータ伝送装置
JPS6137658B2 (enrdf_load_stackoverflow)
US6016559A (en) Multifunctional intergrated electronic product and method for preventing operation failure of the same
US4327409A (en) Control system for input/output apparatus
JPS5849899B2 (ja) デ−タ処理装置の試験方式
JPH05197678A (ja) データ転送方法とデータ転送装置
JPH0756645B2 (ja) データ処理装置
JP2581041B2 (ja) デ−タ処理装置
SU945868A1 (ru) Устройство дл контрол магистралей ЭВМ
JPH03222543A (ja) バス転送応答方法
JPH05108564A (ja) データ転送バスシステム
JPS61115143A (ja) スキヤンパスの誤動作検出回路
JPS6117425B2 (enrdf_load_stackoverflow)
JPH0564827B2 (enrdf_load_stackoverflow)
JPH04223733A (ja) シリアル通信システム
JPS5936461A (ja) 回線接続装置
JPS6113845A (ja) 通信制御装置
JPS5887612A (ja) 入出力制御診断装置
JPH01140834A (ja) 通信障害検出方式
JPH06101753B2 (ja) 信号伝送方法
JPH02135934A (ja) 並列データ伝送の同期信号インターフェース方式