JPS6130413Y2 - - Google Patents
Info
- Publication number
- JPS6130413Y2 JPS6130413Y2 JP17792976U JP17792976U JPS6130413Y2 JP S6130413 Y2 JPS6130413 Y2 JP S6130413Y2 JP 17792976 U JP17792976 U JP 17792976U JP 17792976 U JP17792976 U JP 17792976U JP S6130413 Y2 JPS6130413 Y2 JP S6130413Y2
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- transistor
- electronic circuit
- turned
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Circuits Of Receivers In General (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17792976U JPS6130413Y2 (en:Method) | 1976-12-28 | 1976-12-28 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17792976U JPS6130413Y2 (en:Method) | 1976-12-28 | 1976-12-28 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5394016U JPS5394016U (en:Method) | 1978-08-01 |
| JPS6130413Y2 true JPS6130413Y2 (en:Method) | 1986-09-05 |
Family
ID=28785183
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17792976U Expired JPS6130413Y2 (en:Method) | 1976-12-28 | 1976-12-28 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6130413Y2 (en:Method) |
-
1976
- 1976-12-28 JP JP17792976U patent/JPS6130413Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5394016U (en:Method) | 1978-08-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6130413Y2 (en:Method) | ||
| US3904951A (en) | Emitter coupled logic current reference source | |
| JPS6025154Y2 (ja) | ミユ−テイング回路 | |
| JPS645383Y2 (en:Method) | ||
| JPS583131Y2 (ja) | 電流制限回路 | |
| JPS5844414Y2 (ja) | リセット回路 | |
| JPH0142168Y2 (en:Method) | ||
| JPS6218991Y2 (en:Method) | ||
| US3986056A (en) | Circuit for transforming a trigger signal into a pulse | |
| JP3440482B2 (ja) | 切替回路 | |
| JPH019243Y2 (en:Method) | ||
| JPS5936035Y2 (ja) | サイリスタ発振回路 | |
| JPS6256687B2 (en:Method) | ||
| JP2002135966A (ja) | 出力過電圧保護回路 | |
| JPH0215129Y2 (en:Method) | ||
| JPH0138685Y2 (en:Method) | ||
| JPS5832354Y2 (ja) | 遅延機能を有するリレ−駆動回路 | |
| JPS5941615Y2 (ja) | ミュ−ティング回路 | |
| JPH077910B2 (ja) | パワ−オン・リセツト回路 | |
| JPS5832355Y2 (ja) | 遅延機能を有するリレ−駆動回路 | |
| JPS6338694Y2 (en:Method) | ||
| JPH0812989B2 (ja) | 時定数回路 | |
| JPH07118640B2 (ja) | パワ−オン・リセツト回路 | |
| JPS6215884B2 (en:Method) | ||
| JPS6046572B2 (ja) | 電源投入時誤動作防止回路 |