JPS6128423Y2 - - Google Patents
Info
- Publication number
- JPS6128423Y2 JPS6128423Y2 JP3368579U JP3368579U JPS6128423Y2 JP S6128423 Y2 JPS6128423 Y2 JP S6128423Y2 JP 3368579 U JP3368579 U JP 3368579U JP 3368579 U JP3368579 U JP 3368579U JP S6128423 Y2 JPS6128423 Y2 JP S6128423Y2
- Authority
- JP
- Japan
- Prior art keywords
- adder
- input
- preset
- counter
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3368579U JPS6128423Y2 (fr) | 1979-03-15 | 1979-03-15 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3368579U JPS6128423Y2 (fr) | 1979-03-15 | 1979-03-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55133639U JPS55133639U (fr) | 1980-09-22 |
JPS6128423Y2 true JPS6128423Y2 (fr) | 1986-08-23 |
Family
ID=28889650
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3368579U Expired JPS6128423Y2 (fr) | 1979-03-15 | 1979-03-15 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6128423Y2 (fr) |
-
1979
- 1979-03-15 JP JP3368579U patent/JPS6128423Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS55133639U (fr) | 1980-09-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1180060A (fr) | Generateur d'impulsions programmable | |
US4241408A (en) | High resolution fractional divider | |
US4157589A (en) | Arithmetic logic apparatus | |
JPS6128423Y2 (fr) | ||
US4471170A (en) | Non-integer programmable counter | |
JPS6130451B2 (fr) | ||
JPH0644781B2 (ja) | デイジタルト−ン発生回路 | |
JPS63115424A (ja) | 半導体集積回路 | |
JPH04292018A (ja) | 可変crc発生回路 | |
JPS62192085A (ja) | ビツト処理回路 | |
JPS5914795Y2 (ja) | 電圧検出回路 | |
JPH0525406B2 (fr) | ||
JPS5983234A (ja) | 大規模集積回路 | |
JPS63207213A (ja) | 遅延回路 | |
JPH07135469A (ja) | D/a変換器 | |
JPS6037657B2 (ja) | Dpcm装置 | |
JP2509464Y2 (ja) | D/a変換回路 | |
JPS6179308A (ja) | 正弦波合成信号発生回路 | |
JPH0331015B2 (fr) | ||
Duffy | Minimal logic block encoder Patent | |
JPS6190519A (ja) | プログラマブル・アップダウン・カウンタ | |
JPH0616590B2 (ja) | D−a変換回路 | |
JPS61238124A (ja) | A/dコンバ−タ | |
JPH0213326B2 (fr) | ||
JPS63314018A (ja) | Pwm信号出力回路 |