JPS6124741B2 - - Google Patents
Info
- Publication number
- JPS6124741B2 JPS6124741B2 JP10778878A JP10778878A JPS6124741B2 JP S6124741 B2 JPS6124741 B2 JP S6124741B2 JP 10778878 A JP10778878 A JP 10778878A JP 10778878 A JP10778878 A JP 10778878A JP S6124741 B2 JPS6124741 B2 JP S6124741B2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- address
- bus
- interrupt
- enable signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
Landscapes
- Multi Processors (AREA)
- Bus Control (AREA)
- Small-Scale Networks (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10778878A JPS5534752A (en) | 1978-09-01 | 1978-09-01 | Common access unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10778878A JPS5534752A (en) | 1978-09-01 | 1978-09-01 | Common access unit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5534752A JPS5534752A (en) | 1980-03-11 |
JPS6124741B2 true JPS6124741B2 (enrdf_load_stackoverflow) | 1986-06-12 |
Family
ID=14468034
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10778878A Granted JPS5534752A (en) | 1978-09-01 | 1978-09-01 | Common access unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5534752A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6159565A (ja) * | 1984-08-31 | 1986-03-27 | Hitachi Ltd | マルチコンピユ−タシステムの割込入力装置 |
-
1978
- 1978-09-01 JP JP10778878A patent/JPS5534752A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5534752A (en) | 1980-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4504906A (en) | Multiprocessor system | |
KR100275407B1 (ko) | 컴퓨터 버스 상의 공유 자원에 대한 신속한 액세스 | |
US4318174A (en) | Multi-processor system employing job-swapping between different priority processors | |
GB1347423A (en) | Input/output control system | |
ES465431A1 (es) | Disposicion perfeccionada de acceso de memoria en un sistemade computadora. | |
US4334287A (en) | Buffer memory arrangement | |
JPS6124741B2 (enrdf_load_stackoverflow) | ||
US3766524A (en) | Dynamic time slicing control for microprogrammed controller | |
JPH05282244A (ja) | 情報処理装置 | |
JPS5582358A (en) | Error collection system of central processing unit | |
JPS59218531A (ja) | 情報処理装置 | |
JPS5489455A (en) | Control system | |
JPS57161962A (en) | Communicating method between processors | |
JPH0586571B2 (enrdf_load_stackoverflow) | ||
JPH04302346A (ja) | マルチプロセッサシステム | |
JPS59146326A (ja) | チヤネル装置の制御方式 | |
JPS5569834A (en) | Data transfer controller | |
JP2555580B2 (ja) | 記憶装置制御方式 | |
JPS5671139A (en) | Microprogram parallel processing computer | |
SU1043618A1 (ru) | Устройство дл вывода информации | |
SU775731A1 (ru) | Устройство дл прерывани программ | |
SU1290326A1 (ru) | Многоканальное устройство дл обслуживани запросов | |
SU1341636A1 (ru) | Устройство дл прерывани программ | |
JPH03171245A (ja) | Dma制御方式 | |
JPH02730B2 (enrdf_load_stackoverflow) |