ES465431A1 - Disposicion perfeccionada de acceso de memoria en un sistemade computadora. - Google Patents

Disposicion perfeccionada de acceso de memoria en un sistemade computadora.

Info

Publication number
ES465431A1
ES465431A1 ES465431A ES465431A ES465431A1 ES 465431 A1 ES465431 A1 ES 465431A1 ES 465431 A ES465431 A ES 465431A ES 465431 A ES465431 A ES 465431A ES 465431 A1 ES465431 A1 ES 465431A1
Authority
ES
Spain
Prior art keywords
bus
input
storage
control
output devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES465431A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of ES465431A1 publication Critical patent/ES465431A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/282—Cycle stealing DMA
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4247—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Microcomputers (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

Disposición perfeccionada de acceso de memoria en un sistema de computadora que incluye una unidad de tratamiento central y al menos un dispositivo de entrada/salida para controlar el acceso directo a la memoria de medios de memoria principal de datos por el dispositivo de entrada/salidapara almacenar o leer selectivamente señales de datos.
ES465431A 1976-12-27 1977-12-26 Disposicion perfeccionada de acceso de memoria en un sistemade computadora. Expired ES465431A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/754,193 US4181934A (en) 1976-12-27 1976-12-27 Microprocessor architecture with integrated interrupts and cycle steals prioritized channel

Publications (1)

Publication Number Publication Date
ES465431A1 true ES465431A1 (es) 1978-09-16

Family

ID=25033801

Family Applications (1)

Application Number Title Priority Date Filing Date
ES465431A Expired ES465431A1 (es) 1976-12-27 1977-12-26 Disposicion perfeccionada de acceso de memoria en un sistemade computadora.

Country Status (11)

Country Link
US (1) US4181934A (es)
JP (1) JPS6053899B2 (es)
AU (1) AU513019B2 (es)
BR (1) BR7708662A (es)
CA (1) CA1100643A (es)
CH (1) CH623947A5 (es)
DE (1) DE2756768C2 (es)
ES (1) ES465431A1 (es)
GB (1) GB1543278A (es)
HK (1) HK70684A (es)
SE (1) SE432313B (es)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4363091A (en) * 1978-01-31 1982-12-07 Intel Corporation Extended address, single and multiple bit microprocessor
US4479179A (en) * 1979-07-30 1984-10-23 International Business Machines Corporation Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit
US4417304A (en) * 1979-07-30 1983-11-22 International Business Machines Corporation Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit
US4462029A (en) * 1979-12-06 1984-07-24 Analogic Corporation Command bus
US4435758A (en) 1980-03-10 1984-03-06 International Business Machines Corporation Method for conditional branch execution in SIMD vector processors
JPS5720859A (en) * 1980-05-30 1982-02-03 Fairchild Camera Instr Co Microprocessor
US4396980A (en) * 1980-07-11 1983-08-02 Fairchild Camera & Instrument Corp. Combined integrated injection logic and transistor-transistor logic microprocessor integrated circuit design
US4400772A (en) * 1980-12-30 1983-08-23 International Memories, Inc. Method and apparatus for direct memory access in a data processing system
US4482949A (en) * 1981-07-20 1984-11-13 Motorola, Inc. Unit for prioritizing earlier and later arriving input requests
US4811279A (en) * 1981-10-05 1989-03-07 Digital Equipment Corporation Secondary storage facility employing serial communications between drive and controller
US4450525A (en) * 1981-12-07 1984-05-22 Ibm Corporation Control unit for a functional processor
US4577282A (en) * 1982-02-22 1986-03-18 Texas Instruments Incorporated Microcomputer system for digital signal processing
US4514805A (en) * 1982-02-22 1985-04-30 Texas Instruments Incorporated Interrupt operation in systems emulator mode for microcomputer
US4533992A (en) * 1982-02-22 1985-08-06 Texas Instruments Incorporated Microcomputer having shifter in ALU input
US4591972A (en) * 1982-11-15 1986-05-27 Data General Corp. Data processing system with unique microcode control
JPH061441B2 (ja) * 1983-09-12 1994-01-05 モトロ−ラ・インコ−ポレ−テツド 先取り確認装置
US4769768A (en) * 1983-09-22 1988-09-06 Digital Equipment Corporation Method and apparatus for requesting service of interrupts by selected number of processors
US4706190A (en) * 1983-09-22 1987-11-10 Digital Equipment Corporation Retry mechanism for releasing control of a communications path in digital computer system
USRE34052E (en) * 1984-05-31 1992-09-01 International Business Machines Corporation Data processing system with CPU register to register data transfers overlapped with data transfer to and from main storage
US4648029A (en) * 1984-08-27 1987-03-03 International Business Machines Corporation Multiplexed interrupt/DMA request arbitration apparatus and method
BG39765A1 (en) * 1985-02-14 1986-08-15 Turlakov Device for connecting 8- degree and 16- degree modules to 16- degree microprocessor system
US5255384A (en) * 1985-02-22 1993-10-19 Intergraph Corporation Memory address translation system having modifiable and non-modifiable translation mechanisms
US4899275A (en) * 1985-02-22 1990-02-06 Intergraph Corporation Cache-MMU system
US4709324A (en) * 1985-11-27 1987-11-24 Motorola, Inc. Data processor control unit having an interrupt service using instruction prefetch redirection
US4961067A (en) * 1986-07-28 1990-10-02 Motorola, Inc. Pattern driven interrupt in a digital data processor
US5001624A (en) * 1987-02-13 1991-03-19 Harrell Hoffman Processor controlled DMA controller for transferring instruction and data from memory to coprocessor
GB2203572B (en) * 1987-03-24 1991-11-27 Insignia Solutions Limited Improvements in data processing means
US4942520A (en) * 1987-07-31 1990-07-17 Prime Computer, Inc. Method and apparatus for indexing, accessing and updating a memory
DE3779313D1 (de) * 1987-08-20 1992-06-25 Ibm Schnittstellenmechanismus fuer informationsuebertragungssteuerung zwischen zwei vorrichtungen.
US5317715A (en) * 1987-12-15 1994-05-31 Advanced Micro Devices, Inc. Reduced instruction set computer system including apparatus and method for coupling a high performance RISC interface to a peripheral bus having different performance characteristics
US4916601A (en) * 1988-12-19 1990-04-10 Bull Hn Information Systems Inc. Means for transferring firmware signals between a control store and a microprocessor means through a reduced number of connections by transfer according to firmware signal function
US5144230A (en) * 1990-11-26 1992-09-01 The Boeing Company Method and system for testing integrated circuits by cycle stealing
US5363495A (en) * 1991-08-26 1994-11-08 International Business Machines Corporation Data processing system with multiple execution units capable of executing instructions out of sequence
EP0562353A3 (de) * 1992-03-27 2004-08-18 Siemens Aktiengesellschaft Verfahren zum Übertragen hochpriorer Programme und Daten in einem Kommunikationssystem
US5473757A (en) * 1992-12-11 1995-12-05 Ge Fanuc Automation North America, Inc. I/O controller using single data lines for slot enable/interrupt signals and specific circuit for distinguishing between the signals thereof
US5435001A (en) * 1993-07-06 1995-07-18 Tandem Computers Incorporated Method of state determination in lock-stepped processors
FR2720172B1 (fr) * 1994-05-20 1996-06-28 Sgs Thomson Microelectronics Dispositif de mise en Óoeuvre numérique d'une opération de division.
US5838991A (en) * 1994-12-29 1998-11-17 International Business Machines Corporation Preemptable idle time activities for constant data delivery by determining whether initiating a host command will conflict with an idle time activity being executed
TWI259356B (en) * 2004-03-26 2006-08-01 Infortrend Technology Inc Apparatus for checking data coherence, controller and storage system having the same and method therefore is disclosed

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3680054A (en) * 1970-07-06 1972-07-25 Ibm Input/output channel
US3668651A (en) * 1970-12-30 1972-06-06 Ibm Working device code method of i/o control
US3909790A (en) * 1972-08-25 1975-09-30 Omnus Computer Corp Minicomputer with selector channel input-output system and interrupt system
US4004283A (en) * 1974-10-30 1977-01-18 Motorola, Inc. Multiple interrupt microprocessor system
US3962682A (en) * 1974-10-30 1976-06-08 Motorola, Inc. Split low order internal address bus for microprocessor
US4034349A (en) * 1976-01-29 1977-07-05 Sperry Rand Corporation Apparatus for processing interrupts in microprocessing systems
US4038641A (en) * 1976-04-30 1977-07-26 International Business Machines Corporation Common polling logic for input/output interrupt or cycle steal data transfer requests
US4056847A (en) * 1976-08-04 1977-11-01 Rca Corporation Priority vector interrupt system

Also Published As

Publication number Publication date
SE432313B (sv) 1984-03-26
DE2756768A1 (de) 1978-06-29
SE7714244L (sv) 1978-06-28
GB1543278A (en) 1979-03-28
JPS6053899B2 (ja) 1985-11-27
BR7708662A (pt) 1979-07-24
AU513019B2 (en) 1980-11-06
US4181934A (en) 1980-01-01
JPS5382240A (en) 1978-07-20
HK70684A (en) 1984-09-21
AU2982277A (en) 1979-05-24
CH623947A5 (es) 1981-06-30
CA1100643A (en) 1981-05-05
DE2756768C2 (de) 1982-08-12

Similar Documents

Publication Publication Date Title
ES465431A1 (es) Disposicion perfeccionada de acceso de memoria en un sistemade computadora.
ES458223A1 (es) Un sistema de tratamiento de datos con informe o reporte de estado residual durante operaciones encadenadas de entrada- salida de interrupcion monociclica.
GB1519169A (en) Signal processor
GB1353951A (en) Data processing system
ES455335A1 (es) Mejoras introducidas en un sistema de tratamientos de la in-formacion
JPS57105879A (en) Control system for storage device
KR970002590A (ko) 집적회로 장치와, 디지탈 데이타 처리 및 비디오 디스플레이 신호 발생 시스템
GB1137786A (en) Data processing systems
GB1491520A (en) Computer with i/o control
GB1277902A (en) Data processing systems
ES458222A1 (es) Perfeccionamientos introducidos en una unidad de control de dispositivo periferico con logica de escrutinio mejorada, para utilizacion en un sistema de tratamiento de datos.
GB1373828A (en) Data processing systems
GB1321851A (en) Multi-mode process control computer with bit processing
GB1249209A (en) Machine for transferring data between memories
GB1061546A (en) Instruction and operand processing
US3651476A (en) Processor with improved controls for selecting an operand from a local storage unit, an alu output register or both
GB1285591A (en) Direct function digital data processor
KR920008602A (ko) 번지공간을 공유하는 다수의 입출력장치를 구비한 컴퓨터 시스템 및 입출력장치와 프로세서간의 통신 관리방법
GB2002153A (en) Digital data processing systems
JPS57113144A (en) Stored program computer
SU433484A1 (ru) СШТШДА ОБРАБОТКИ ДАННЫХ1 Т Бii^f;'- ViJ- i^ О г^ ал
KR960018958A (ko) 다중 프로세서 시스템에서 아토믹 명령어 수행시 데이타 버퍼를 사용한 메인 메모리 액세스 장치
JPS56114026A (en) Data processor
JPS5789126A (en) Data transfer control system
JPS5717058A (en) Control system of microprogram

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19991221