JPS5789126A - Data transfer control system - Google Patents

Data transfer control system

Info

Publication number
JPS5789126A
JPS5789126A JP16322780A JP16322780A JPS5789126A JP S5789126 A JPS5789126 A JP S5789126A JP 16322780 A JP16322780 A JP 16322780A JP 16322780 A JP16322780 A JP 16322780A JP S5789126 A JPS5789126 A JP S5789126A
Authority
JP
Japan
Prior art keywords
main computer
memory
transfer
instruction
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16322780A
Other languages
Japanese (ja)
Inventor
Toshio Oshima
Yasutaka Shibuya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Denshi KK
Original Assignee
Hitachi Denshi KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Denshi KK filed Critical Hitachi Denshi KK
Priority to JP16322780A priority Critical patent/JPS5789126A/en
Publication of JPS5789126A publication Critical patent/JPS5789126A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Abstract

PURPOSE:To eliminate the data transfer work out of a main computer and to increase the working efficiency of the main computer, by providing a table memory, a register, a microsequencer, etc. in addition to the main computer. CONSTITUTION:In addition to a main computer CPU, a table memory TBM, a transfer counter TCU and external device EXE are connected via a data bus DAB. At the same time, a microsequencer MS, an instruction memory ODM, an instruction register ORG and an instruction decoder ODE are provided. Then the working of each part is controlled by the signal which is transmitted from the decoder ODE in accordance with the operation of the sequencer MS using a microprocessor. On the other hand, a transfer control part TCT is provided to control the transfer information that is stored into the memory TBM from the computer CPU. As a result, the data is transferred to a memory of an external device from a main computer based on the contents the counter TCU. Thus the working efficiency is increased for the computer CPU.
JP16322780A 1980-11-21 1980-11-21 Data transfer control system Pending JPS5789126A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16322780A JPS5789126A (en) 1980-11-21 1980-11-21 Data transfer control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16322780A JPS5789126A (en) 1980-11-21 1980-11-21 Data transfer control system

Publications (1)

Publication Number Publication Date
JPS5789126A true JPS5789126A (en) 1982-06-03

Family

ID=15769731

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16322780A Pending JPS5789126A (en) 1980-11-21 1980-11-21 Data transfer control system

Country Status (1)

Country Link
JP (1) JPS5789126A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104632243A (en) * 2015-01-09 2015-05-20 葛洲坝集团第五工程有限公司 Construction waste slag removing system and method for open type heading machine

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104632243A (en) * 2015-01-09 2015-05-20 葛洲坝集团第五工程有限公司 Construction waste slag removing system and method for open type heading machine

Similar Documents

Publication Publication Date Title
ES465431A1 (en) Microprocessor architecture with integrated interrupts and cycle steals prioritized channel
JPS6436336A (en) Calculator system
ATE85713T1 (en) DIGITAL PROCESSOR CONTROL.
EP0130381A3 (en) Mechanism for implementing one machine cycle executable branch-on-any-bit-in-any-register instructions in a primitive instruction set computing system
JPS55143635A (en) Input-output controller
JPS5764859A (en) Multi-processor system
JPS5789126A (en) Data transfer control system
JPS57113144A (en) Stored program computer
JPS53138646A (en) Input/output unit
JPS54102842A (en) Microprogram control system
JPS53141548A (en) Data input-output device
JPS5489455A (en) Control system
JPS5424553A (en) Control system for data transfer
JPS56111905A (en) Programmable sequence controller
JPS5427740A (en) Information processing unit
JPS5278334A (en) Program sequence check system
JPS56135266A (en) Data processing system
JPS55157027A (en) Input and output transfer control unit
JPS54153541A (en) Control system for interruption priority
JPS54145447A (en) Input-output control system
JPS6474632A (en) Control transfer system for virtual computer
JPS5498134A (en) Input/output control system
JPS54530A (en) Reference control unit of memory
JPS56121167A (en) Data processing equipment
JPS6417129A (en) Control system for input/output interruption of virtual computer