JPS61196545A - ペレツトボンデイング方法 - Google Patents

ペレツトボンデイング方法

Info

Publication number
JPS61196545A
JPS61196545A JP60038380A JP3838085A JPS61196545A JP S61196545 A JPS61196545 A JP S61196545A JP 60038380 A JP60038380 A JP 60038380A JP 3838085 A JP3838085 A JP 3838085A JP S61196545 A JPS61196545 A JP S61196545A
Authority
JP
Japan
Prior art keywords
pellet
plating layer
gold plating
longitudinal direction
die
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60038380A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0578936B2 (enExample
Inventor
Tetsukazu Inoue
哲一 井上
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP60038380A priority Critical patent/JPS61196545A/ja
Publication of JPS61196545A publication Critical patent/JPS61196545A/ja
Publication of JPH0578936B2 publication Critical patent/JPH0578936B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/411—Chip-supporting parts, e.g. die pads
    • H10W70/417—Bonding materials between chips and die pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/011—Apparatus therefor
    • H10W72/0113—Apparatus for manufacturing die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/0711—Apparatus therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/951—Materials of bond pads
    • H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Die Bonding (AREA)
JP60038380A 1985-02-26 1985-02-26 ペレツトボンデイング方法 Granted JPS61196545A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60038380A JPS61196545A (ja) 1985-02-26 1985-02-26 ペレツトボンデイング方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60038380A JPS61196545A (ja) 1985-02-26 1985-02-26 ペレツトボンデイング方法

Publications (2)

Publication Number Publication Date
JPS61196545A true JPS61196545A (ja) 1986-08-30
JPH0578936B2 JPH0578936B2 (enExample) 1993-10-29

Family

ID=12523666

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60038380A Granted JPS61196545A (ja) 1985-02-26 1985-02-26 ペレツトボンデイング方法

Country Status (1)

Country Link
JP (1) JPS61196545A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019016658A (ja) * 2017-07-05 2019-01-31 三菱電機株式会社 光モジュールおよび光モジュールの製造方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55138242A (en) * 1979-04-13 1980-10-28 Toshiba Corp Die bonding
JPS59113629A (ja) * 1982-12-20 1984-06-30 Fujitsu Ltd 半導体装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55138242A (en) * 1979-04-13 1980-10-28 Toshiba Corp Die bonding
JPS59113629A (ja) * 1982-12-20 1984-06-30 Fujitsu Ltd 半導体装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019016658A (ja) * 2017-07-05 2019-01-31 三菱電機株式会社 光モジュールおよび光モジュールの製造方法

Also Published As

Publication number Publication date
JPH0578936B2 (enExample) 1993-10-29

Similar Documents

Publication Publication Date Title
US3724068A (en) Semiconductor chip packaging apparatus and method
US4750666A (en) Method of fabricating gold bumps on IC's and power chips
JPS61125062A (ja) ピン取付け方法およびピン取付け装置
JPH10275827A (ja) フェイスダウンボンディング用リードフレーム
JP2003273279A (ja) 半導体装置およびその製造方法
US6474532B2 (en) Apparatus for forming wire bonds from circuitry on a substrate to a semiconductor chip, and methods of forming semiconductor chip assemblies
JP2000173952A (ja) 半導体装置及びその製造方法
JPS59139636A (ja) ボンデイング方法
JPH0578936B2 (enExample)
JPH0526744Y2 (enExample)
JPH11251510A (ja) リードフレームおよびこれを用いた半導体装置
KR100721274B1 (ko) 반도체 칩 조립체의 형성 방법
JP3293757B2 (ja) 半導体装置製造用リードフレーム組立体の製造方法
JPH0451056B2 (enExample)
JP3404735B2 (ja) 半導体装置製造用リードフレーム及び半導体装置製造用リードフレーム組立体の製造方法
JPS61251045A (ja) 半導体チツプのダイボンデイング方法
JP2944591B2 (ja) 半導体装置およびその製造方法
JP2521693B2 (ja) 半導体装置及び半導体装置の製造方法
JPH0254946A (ja) 半導体チップの実装方法
IE32507L (en) Lead attachment to semiconductor device
JPS61196544A (ja) 半導体チツプのダイボンデイング方法
JPH11204582A (ja) バンプ付きテープの製造方法及び半導体チップの製造方法並びにバンプ形成装置
JP3408971B2 (ja) フリップチップ実装用キャリア
JP2000021933A (ja) フリップチップ実装用キャリア
JPS63299348A (ja) 半導体装置の製造方法