JPS61195447A - デ−タ転送制御方式 - Google Patents

デ−タ転送制御方式

Info

Publication number
JPS61195447A
JPS61195447A JP60036171A JP3617185A JPS61195447A JP S61195447 A JPS61195447 A JP S61195447A JP 60036171 A JP60036171 A JP 60036171A JP 3617185 A JP3617185 A JP 3617185A JP S61195447 A JPS61195447 A JP S61195447A
Authority
JP
Japan
Prior art keywords
transfer
address
data
information
control table
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60036171A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0442696B2 (enrdf_load_stackoverflow
Inventor
Isamu Ogawa
勇 小川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP60036171A priority Critical patent/JPS61195447A/ja
Publication of JPS61195447A publication Critical patent/JPS61195447A/ja
Publication of JPH0442696B2 publication Critical patent/JPH0442696B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
JP60036171A 1985-02-25 1985-02-25 デ−タ転送制御方式 Granted JPS61195447A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60036171A JPS61195447A (ja) 1985-02-25 1985-02-25 デ−タ転送制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60036171A JPS61195447A (ja) 1985-02-25 1985-02-25 デ−タ転送制御方式

Publications (2)

Publication Number Publication Date
JPS61195447A true JPS61195447A (ja) 1986-08-29
JPH0442696B2 JPH0442696B2 (enrdf_load_stackoverflow) 1992-07-14

Family

ID=12462302

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60036171A Granted JPS61195447A (ja) 1985-02-25 1985-02-25 デ−タ転送制御方式

Country Status (1)

Country Link
JP (1) JPS61195447A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0442696B2 (enrdf_load_stackoverflow) 1992-07-14

Similar Documents

Publication Publication Date Title
KR880010366A (ko) 통신제어용 마이크로 컴퓨터
KR860009351A (ko) 입출력 제어 시스템
US6584512B1 (en) Communication DMA device for freeing the data bus from the CPU and outputting divided data
JPS61195447A (ja) デ−タ転送制御方式
US4878197A (en) Data communication apparatus
JPH1031616A (ja) プロセス間通信システム
JP2584841B2 (ja) パケット交換制御装置
JPH01140276A (ja) 携帯可能記憶媒体処理装置および携帯可能記憶媒体処理装置の通信方法
JPH0440551A (ja) データ転送方式
JP3057754B2 (ja) メモリ回路および分散処理システム
JP2734581B2 (ja) 入出力制御装置の制御方式
JP2689490B2 (ja) 受信バッファの制御装置
JP2539517B2 (ja) 通信制御方法
JPH08137662A (ja) データ送信方法及びデータ送信装置
JPH0333961A (ja) データ処理装置の受信装置
JPH09171493A (ja) データ転送装置
JPH04253251A (ja) メッセージ処理方式
JPS61138357A (ja) プロセツサ間の情報転送方式
JPH0817401B2 (ja) Lan接続システム
JPS6357979B2 (enrdf_load_stackoverflow)
JPS6155763A (ja) 制御装置におけるチヤネルデ−タ格納制御方式
JPH022741A (ja) データ転送方式
JPS57159335A (en) Terminal controlling system
JPH01212144A (ja) データ処理装置
JPH02196358A (ja) 通信制御装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term