JPH0442696B2 - - Google Patents

Info

Publication number
JPH0442696B2
JPH0442696B2 JP60036171A JP3617185A JPH0442696B2 JP H0442696 B2 JPH0442696 B2 JP H0442696B2 JP 60036171 A JP60036171 A JP 60036171A JP 3617185 A JP3617185 A JP 3617185A JP H0442696 B2 JPH0442696 B2 JP H0442696B2
Authority
JP
Japan
Prior art keywords
transfer
address
data
logical address
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP60036171A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61195447A (ja
Inventor
Isamu Ogawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP60036171A priority Critical patent/JPS61195447A/ja
Publication of JPS61195447A publication Critical patent/JPS61195447A/ja
Publication of JPH0442696B2 publication Critical patent/JPH0442696B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
JP60036171A 1985-02-25 1985-02-25 デ−タ転送制御方式 Granted JPS61195447A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60036171A JPS61195447A (ja) 1985-02-25 1985-02-25 デ−タ転送制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60036171A JPS61195447A (ja) 1985-02-25 1985-02-25 デ−タ転送制御方式

Publications (2)

Publication Number Publication Date
JPS61195447A JPS61195447A (ja) 1986-08-29
JPH0442696B2 true JPH0442696B2 (enrdf_load_stackoverflow) 1992-07-14

Family

ID=12462302

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60036171A Granted JPS61195447A (ja) 1985-02-25 1985-02-25 デ−タ転送制御方式

Country Status (1)

Country Link
JP (1) JPS61195447A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS61195447A (ja) 1986-08-29

Similar Documents

Publication Publication Date Title
USRE40467E1 (en) Method and apparatus for managing the flow of data within a switching device
JPH0821013B2 (ja) ダイレクトメモリアクセスオ−ダ競合制御方式
US6584512B1 (en) Communication DMA device for freeing the data bus from the CPU and outputting divided data
JPH0442696B2 (enrdf_load_stackoverflow)
US4878197A (en) Data communication apparatus
JPH1031616A (ja) プロセス間通信システム
JP3057754B2 (ja) メモリ回路および分散処理システム
JP2584841B2 (ja) パケット交換制御装置
JPH0440551A (ja) データ転送方式
JP2734581B2 (ja) 入出力制御装置の制御方式
JP2553128B2 (ja) データバッファ装置
JPS6357979B2 (enrdf_load_stackoverflow)
JPH08137662A (ja) データ送信方法及びデータ送信装置
JPS61138357A (ja) プロセツサ間の情報転送方式
JPH04253251A (ja) メッセージ処理方式
JPH01212144A (ja) データ処理装置
JPS60181862A (ja) Ｄｍａ転送バツフア設定方式
JPH0817401B2 (ja) Ｌａｎ接続システム
JPS6158360A (ja) 複数バツフアの管理方式
JPS6278639A (ja) メモリアクセス方式
JPH07250102A (ja) データ伝送回路
KR880002081A (ko) 메시지 전송 장치
JPH02299058A (ja) 計算機システム間通信方式
JPS6155763A (ja) 制御装置におけるチヤネルデ−タ格納制御方式
JPH02196358A (ja) 通信制御装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term