JPS61180481A - バイポーラトランジスタの製造方法 - Google Patents
バイポーラトランジスタの製造方法Info
- Publication number
- JPS61180481A JPS61180481A JP60243815A JP24381585A JPS61180481A JP S61180481 A JPS61180481 A JP S61180481A JP 60243815 A JP60243815 A JP 60243815A JP 24381585 A JP24381585 A JP 24381585A JP S61180481 A JPS61180481 A JP S61180481A
- Authority
- JP
- Japan
- Prior art keywords
- island
- layer
- transistor
- epitaxial
- oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/01—Manufacture or treatment
- H10D10/041—Manufacture or treatment of thin-film BJTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/60—Lateral BJTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
-
- H10P90/1906—
-
- H10W10/061—
-
- H10W10/181—
-
- H10W10/012—
-
- H10W10/13—
Landscapes
- Bipolar Transistors (AREA)
- Bipolar Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US66694284A | 1984-10-31 | 1984-10-31 | |
| US666942 | 1984-10-31 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61180481A true JPS61180481A (ja) | 1986-08-13 |
| JPH0523495B2 JPH0523495B2 (enExample) | 1993-04-02 |
Family
ID=24676160
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60243815A Granted JPS61180481A (ja) | 1984-10-31 | 1985-10-30 | バイポーラトランジスタの製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP0180363B1 (enExample) |
| JP (1) | JPS61180481A (enExample) |
| CN (1) | CN1004594B (enExample) |
| DE (1) | DE3587797T2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0812865B2 (ja) * | 1989-06-06 | 1996-02-07 | 株式会社東芝 | バイポーラトランジスタとその製造方法 |
| JP3190057B2 (ja) * | 1990-07-02 | 2001-07-16 | 株式会社東芝 | 複合集積回路装置 |
| US5994739A (en) * | 1990-07-02 | 1999-11-30 | Kabushiki Kaisha Toshiba | Integrated circuit device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57157569A (en) * | 1981-03-02 | 1982-09-29 | Rockwell International Corp | N-p-n lateral transistor array of submicron size and method of forming same |
| JPS5810866A (ja) * | 1981-07-01 | 1983-01-21 | ロツクウエル・インタ−ナシヨナル・コ−ポレ−シヨン | Pnp型ラテラルトランジスタとその製造方法 |
| JPS5852817A (ja) * | 1981-09-25 | 1983-03-29 | Hitachi Ltd | 半導体装置及びその製造方法 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA1179786A (en) * | 1980-10-23 | 1984-12-18 | Madhukar B. Vora | Lateral transistor structure having self-aligned base and base contact and method of fabrication |
| EP0144654A3 (en) * | 1983-11-03 | 1987-10-07 | General Electric Company | Semiconductor device structure including a dielectrically-isolated insulated-gate transistor |
-
1985
- 1985-10-14 EP EP85307333A patent/EP0180363B1/en not_active Expired - Lifetime
- 1985-10-14 DE DE3587797T patent/DE3587797T2/de not_active Expired - Fee Related
- 1985-10-30 JP JP60243815A patent/JPS61180481A/ja active Granted
- 1985-10-30 CN CN85108008.1A patent/CN1004594B/zh not_active Expired
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57157569A (en) * | 1981-03-02 | 1982-09-29 | Rockwell International Corp | N-p-n lateral transistor array of submicron size and method of forming same |
| JPS5810866A (ja) * | 1981-07-01 | 1983-01-21 | ロツクウエル・インタ−ナシヨナル・コ−ポレ−シヨン | Pnp型ラテラルトランジスタとその製造方法 |
| JPS5852817A (ja) * | 1981-09-25 | 1983-03-29 | Hitachi Ltd | 半導体装置及びその製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| DE3587797D1 (de) | 1994-05-19 |
| JPH0523495B2 (enExample) | 1993-04-02 |
| CN1004594B (zh) | 1989-06-21 |
| CN85108008A (zh) | 1986-05-10 |
| EP0180363A2 (en) | 1986-05-07 |
| DE3587797T2 (de) | 1994-07-28 |
| EP0180363B1 (en) | 1994-04-13 |
| EP0180363A3 (en) | 1987-12-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5382828A (en) | Triple self-aligned bipolar junction transistor | |
| KR940702647A (ko) | 높은 얼리전압, 고주파성능 및 고항복전압 특성을 구비한 상보형 바이폴라 트랜지스터 및 그 제조방법(complementary bipolar transistors having high early voltage, high frezuency performance and high breakdown voltage characteristics and method of making same) | |
| JPS62588B2 (enExample) | ||
| JPS587840A (ja) | 半導体集積回路 | |
| KR0152640B1 (ko) | 반도체장치 및 그의 제조방법 | |
| JPH0719838B2 (ja) | 半導体装置およびその製造方法 | |
| JP3014012B2 (ja) | 半導体装置の製造方法 | |
| JPH0548936B2 (enExample) | ||
| JPH05206151A (ja) | 半導体装置 | |
| US4866000A (en) | Fabrication method for semiconductor integrated circuits | |
| US4979010A (en) | VLSI self-aligned bipolar transistor | |
| US4868631A (en) | Bipolar transistor with shallow junctions and capable of high packing density | |
| JPH0241170B2 (enExample) | ||
| US4897698A (en) | Horizontal structure thin film transistor | |
| US5104816A (en) | Polysilicon self-aligned bipolar device including trench isolation and process of manufacturing same | |
| US5439832A (en) | Method for fabricating semiconductor device | |
| US4799099A (en) | Bipolar transistor in isolation well with angled corners | |
| JPS61180481A (ja) | バイポーラトランジスタの製造方法 | |
| EP0231740A2 (en) | A polysilicon self-aligned bipolar device and process of manufacturing same | |
| JPH02143456A (ja) | 積層型メモリセルの製造方法 | |
| EP0253538A2 (en) | A VLSI self-aligned bipolar transistor | |
| EP0036620B1 (en) | Semiconductor device and method for fabricating the same | |
| JP5072146B2 (ja) | 可変容量ダイオード及びその製造方法 | |
| JPS59138367A (ja) | 半導体装置 | |
| JP3207561B2 (ja) | 半導体集積回路およびその製造方法 |