JPS61166657A - 入出力制御方式 - Google Patents
入出力制御方式Info
- Publication number
- JPS61166657A JPS61166657A JP807485A JP807485A JPS61166657A JP S61166657 A JPS61166657 A JP S61166657A JP 807485 A JP807485 A JP 807485A JP 807485 A JP807485 A JP 807485A JP S61166657 A JPS61166657 A JP S61166657A
- Authority
- JP
- Japan
- Prior art keywords
- input
- data
- central processing
- processing unit
- output control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP807485A JPS61166657A (ja) | 1985-01-19 | 1985-01-19 | 入出力制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP807485A JPS61166657A (ja) | 1985-01-19 | 1985-01-19 | 入出力制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61166657A true JPS61166657A (ja) | 1986-07-28 |
JPH0253815B2 JPH0253815B2 (enrdf_load_stackoverflow) | 1990-11-19 |
Family
ID=11683190
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP807485A Granted JPS61166657A (ja) | 1985-01-19 | 1985-01-19 | 入出力制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61166657A (enrdf_load_stackoverflow) |
-
1985
- 1985-01-19 JP JP807485A patent/JPS61166657A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0253815B2 (enrdf_load_stackoverflow) | 1990-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS623362A (ja) | デ−タ受信方式 | |
EP0898264B1 (en) | Display memory control apparatus | |
JPS61166657A (ja) | 入出力制御方式 | |
JPH02129746A (ja) | 入出力チャネル装置 | |
JP2643931B2 (ja) | 情報処理装置 | |
KR970002412B1 (ko) | 디엠에이(dma)가 가능한 통신코프러세서 보드 | |
JP2856244B2 (ja) | データ転送方式 | |
JPH0145657B2 (enrdf_load_stackoverflow) | ||
JP2747154B2 (ja) | 入出力処理装置 | |
JP2599184B2 (ja) | Dmacのリード転送制御装置 | |
JPH0312768A (ja) | I/oコントローラ | |
JPS61134862A (ja) | Cpuウエイト時間制御方式 | |
JPS61250758A (ja) | 通信制御装置 | |
JPS60248049A (ja) | 全二重通信制御方式 | |
JPS61294506A (ja) | プログラマブル・コントロ−ラにおける高速pio伝送方法 | |
JPS61183764A (ja) | ダイレクトメモリアクセス制御方式 | |
JPH08161253A (ja) | Dma制御方法およびdma制御装置 | |
JPH0619817A (ja) | 通信プロセッサ | |
JPH058902B2 (enrdf_load_stackoverflow) | ||
JPS638506B2 (enrdf_load_stackoverflow) | ||
JPS61233855A (ja) | 通信制御装置 | |
JPH01181144A (ja) | データ入出力装置 | |
JPH04149758A (ja) | 画像データ処理装置 | |
JPS6295640A (ja) | 装置保守方式 | |
JPH1153291A (ja) | 高速データ転送システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313532 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
EXPY | Cancellation because of completion of term |