JPS61100850A - 中間装置の診断方式 - Google Patents
中間装置の診断方式Info
- Publication number
- JPS61100850A JPS61100850A JP59221507A JP22150784A JPS61100850A JP S61100850 A JPS61100850 A JP S61100850A JP 59221507 A JP59221507 A JP 59221507A JP 22150784 A JP22150784 A JP 22150784A JP S61100850 A JPS61100850 A JP S61100850A
- Authority
- JP
- Japan
- Prior art keywords
- interface
- signals
- level
- section
- interface section
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59221507A JPS61100850A (ja) | 1984-10-22 | 1984-10-22 | 中間装置の診断方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59221507A JPS61100850A (ja) | 1984-10-22 | 1984-10-22 | 中間装置の診断方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61100850A true JPS61100850A (ja) | 1986-05-19 |
JPH0318219B2 JPH0318219B2 (enrdf_load_stackoverflow) | 1991-03-12 |
Family
ID=16767792
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59221507A Granted JPS61100850A (ja) | 1984-10-22 | 1984-10-22 | 中間装置の診断方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61100850A (enrdf_load_stackoverflow) |
-
1984
- 1984-10-22 JP JP59221507A patent/JPS61100850A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0318219B2 (enrdf_load_stackoverflow) | 1991-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5852617A (en) | Jtag testing of buses using plug-in cards with Jtag logic mounted thereon | |
JPS61100850A (ja) | 中間装置の診断方式 | |
EP0099407B1 (en) | Digital system including line activity detection | |
US5751728A (en) | Semiconductor memory IC testing device | |
US4701917A (en) | Diagnostic circuit | |
JP3968040B2 (ja) | 高速シリアルコントローラ | |
JP2564740Y2 (ja) | 端末アダプタ | |
JPS64730B2 (enrdf_load_stackoverflow) | ||
JPS6347106Y2 (enrdf_load_stackoverflow) | ||
JPH0325229Y2 (enrdf_load_stackoverflow) | ||
JPH04339428A (ja) | 信号伝送方法と試験回路 | |
JP2612636B2 (ja) | 入出力ターミナルユニット | |
JPS60147553A (ja) | 自己診断機能を有する制御装置 | |
JPS63148580A (ja) | 入出力コネクタ分離型プリント基板 | |
JPS62261970A (ja) | 診断装置 | |
JPS5820050A (ja) | インタフェ−ス変換器の試験方式 | |
JPS5838877A (ja) | 試験装置 | |
JPH04134275A (ja) | 論理回路 | |
JPS5924326A (ja) | プロセス用計算機と外部プロセスとの接続方式 | |
JPS6157863A (ja) | ケ−ブル抜け検出回路 | |
JPS62242229A (ja) | ドツトインパクト・シリアルプリンタ | |
JPH05107310A (ja) | 電子回路測定装置 | |
JPS58106478A (ja) | 試験方式 | |
JPH0498440A (ja) | バス診断装置 | |
JPS5821730B2 (ja) | デ−タ処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |