JPS6098655A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS6098655A JPS6098655A JP58206414A JP20641483A JPS6098655A JP S6098655 A JPS6098655 A JP S6098655A JP 58206414 A JP58206414 A JP 58206414A JP 20641483 A JP20641483 A JP 20641483A JP S6098655 A JPS6098655 A JP S6098655A
- Authority
- JP
- Japan
- Prior art keywords
- insulating layer
- wiring
- vertical
- semiconductor device
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H10W90/00—
-
- H10W72/07251—
-
- H10W72/20—
-
- H10W90/297—
-
- H10W90/722—
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58206414A JPS6098655A (ja) | 1983-11-02 | 1983-11-02 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58206414A JPS6098655A (ja) | 1983-11-02 | 1983-11-02 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6098655A true JPS6098655A (ja) | 1985-06-01 |
| JPH0447980B2 JPH0447980B2 (index.php) | 1992-08-05 |
Family
ID=16522969
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58206414A Granted JPS6098655A (ja) | 1983-11-02 | 1983-11-02 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6098655A (index.php) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4982266A (en) * | 1987-12-23 | 1991-01-01 | Texas Instruments Incorporated | Integrated circuit with metal interconnecting layers above and below active circuitry |
| US5091762A (en) * | 1988-07-05 | 1992-02-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device with a 3-dimensional structure |
| US5391917A (en) * | 1993-05-10 | 1995-02-21 | International Business Machines Corporation | Multiprocessor module packaging |
| JPH09506797A (ja) * | 1993-12-22 | 1997-07-08 | エイ. レディンハム,ブレイク | 交換可能なブリスルパックを有する塗装用刷毛 |
| JPH11261001A (ja) * | 1998-03-13 | 1999-09-24 | Japan Science & Technology Corp | 3次元半導体集積回路装置の製造方法 |
| US7029937B2 (en) * | 2002-03-19 | 2006-04-18 | Seiko Epson Corporation | Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument |
| US7335517B2 (en) * | 1996-12-02 | 2008-02-26 | Kabushiki Kaisha Toshiba | Multichip semiconductor device, chip therefor and method of formation thereof |
| JP2008270797A (ja) * | 1992-04-08 | 2008-11-06 | Glenn J Leedy | 絶縁膜層分離ic製造 |
-
1983
- 1983-11-02 JP JP58206414A patent/JPS6098655A/ja active Granted
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4982266A (en) * | 1987-12-23 | 1991-01-01 | Texas Instruments Incorporated | Integrated circuit with metal interconnecting layers above and below active circuitry |
| US5091762A (en) * | 1988-07-05 | 1992-02-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device with a 3-dimensional structure |
| JP2008270797A (ja) * | 1992-04-08 | 2008-11-06 | Glenn J Leedy | 絶縁膜層分離ic製造 |
| JP2009218606A (ja) * | 1992-04-08 | 2009-09-24 | Taiwan Semiconductor Manufacturing Co Ltd | 絶縁膜層分離ic製造 |
| US5391917A (en) * | 1993-05-10 | 1995-02-21 | International Business Machines Corporation | Multiprocessor module packaging |
| JPH09506797A (ja) * | 1993-12-22 | 1997-07-08 | エイ. レディンハム,ブレイク | 交換可能なブリスルパックを有する塗装用刷毛 |
| US7335517B2 (en) * | 1996-12-02 | 2008-02-26 | Kabushiki Kaisha Toshiba | Multichip semiconductor device, chip therefor and method of formation thereof |
| US7829975B2 (en) | 1996-12-02 | 2010-11-09 | Kabushiki Kaisha Toshiba | Multichip semiconductor device, chip therefor and method of formation thereof |
| US8174093B2 (en) | 1996-12-02 | 2012-05-08 | Kabushiki Kaisha Toshiba | Multichip semiconductor device, chip therefor and method of formation thereof |
| US8283755B2 (en) | 1996-12-02 | 2012-10-09 | Kabushiki Kaisha Toshiba | Multichip semiconductor device, chip therefor and method of formation thereof |
| JPH11261001A (ja) * | 1998-03-13 | 1999-09-24 | Japan Science & Technology Corp | 3次元半導体集積回路装置の製造方法 |
| US7029937B2 (en) * | 2002-03-19 | 2006-04-18 | Seiko Epson Corporation | Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0447980B2 (index.php) | 1992-08-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6321351B2 (index.php) | ||
| JPS6098655A (ja) | 半導体装置 | |
| JPH0447979B2 (index.php) | ||
| JPS62272556A (ja) | 三次元半導体集積回路装置及びその製造方法 | |
| JP2589209B2 (ja) | 半導体装置の素子間分離領域の形成方法 | |
| JPS58216445A (ja) | 半導体装置およびその製造方法 | |
| JPH01259546A (ja) | 半導体装置の製造方法 | |
| JPS59155951A (ja) | 半導体装置の製造方法 | |
| JPS6240716A (ja) | 半導体装置の製造方法 | |
| JPS6227542B2 (index.php) | ||
| JPS5828731B2 (ja) | ゼツエンキバンジヨウヘノ シリコンソウサクセイホウホウ | |
| JPH0230177A (ja) | 半導体装置 | |
| JP2666427B2 (ja) | 半導体装置の製造方法 | |
| JP2603623B2 (ja) | 三次元半導体集積回路の製造方法 | |
| JP2618479B2 (ja) | 半導体素子の製造方法 | |
| JPS6118350B2 (index.php) | ||
| JP2515040B2 (ja) | 半導体装置およびその製造方法 | |
| JPS6120141B2 (index.php) | ||
| JP2623633B2 (ja) | 半導体装置の製造方法 | |
| JPH03112151A (ja) | 能動層積層素子 | |
| JPS6113383B2 (index.php) | ||
| JPS62139356A (ja) | 半導体装置 | |
| JPS58212165A (ja) | 半導体装置 | |
| JPS61107738A (ja) | 半導体装置の製造方法 | |
| JPH04236450A (ja) | 半導体装置の製造方法 |