JPS6075955A - チヤネル制御方式 - Google Patents

チヤネル制御方式

Info

Publication number
JPS6075955A
JPS6075955A JP18400183A JP18400183A JPS6075955A JP S6075955 A JPS6075955 A JP S6075955A JP 18400183 A JP18400183 A JP 18400183A JP 18400183 A JP18400183 A JP 18400183A JP S6075955 A JPS6075955 A JP S6075955A
Authority
JP
Japan
Prior art keywords
channel
ccw
processing
main
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18400183A
Other languages
English (en)
Japanese (ja)
Other versions
JPH023216B2 (enrdf_load_stackoverflow
Inventor
Morihiro Kamidachi
神館　盛弘
Noboru Yamamoto
昇 山本
Shigeru Hashimoto
繁 橋本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP18400183A priority Critical patent/JPS6075955A/ja
Publication of JPS6075955A publication Critical patent/JPS6075955A/ja
Publication of JPH023216B2 publication Critical patent/JPH023216B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP18400183A 1983-09-30 1983-09-30 チヤネル制御方式 Granted JPS6075955A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18400183A JPS6075955A (ja) 1983-09-30 1983-09-30 チヤネル制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18400183A JPS6075955A (ja) 1983-09-30 1983-09-30 チヤネル制御方式

Publications (2)

Publication Number Publication Date
JPS6075955A true JPS6075955A (ja) 1985-04-30
JPH023216B2 JPH023216B2 (enrdf_load_stackoverflow) 1990-01-22

Family

ID=16145581

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18400183A Granted JPS6075955A (ja) 1983-09-30 1983-09-30 チヤネル制御方式

Country Status (1)

Country Link
JP (1) JPS6075955A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH023216B2 (enrdf_load_stackoverflow) 1990-01-22

Similar Documents

Publication Publication Date Title
CN112631969B (zh) 一种基于pcie接口的虚拟多通道数据传输方法和系统
JP2008009817A (ja) 半導体装置及びデータ転送方法
JP3673015B2 (ja) 半導体装置における周辺デバイス識別方法
US5696992A (en) Register access control device comprising a busy/free indicating unit
JPS6075955A (ja) チヤネル制御方式
JPH0572634B2 (enrdf_load_stackoverflow)
US6349370B1 (en) Multiple bus shared memory parallel processor and processing method
JPH11175667A (ja) 情報カード処理装置
JP2785855B2 (ja) 情報処理装置
JPS63173143A (ja) メモリインタフエ−ス回路
JP2002215413A (ja) ファームウェア転送方法およびモジュール間データ伝送システム
JP2007087086A (ja) Ｄｍａ転送システム
JPS62179045A (ja) 制御装置
JP2501393B2 (ja) 直接メモリアクセス装置
JPS62151955A (ja) メモリアドレツシング方式
JPS59119456A (ja) セグメンテイシヨンされたメモリのアクセス方式
JPS63163643A (ja) 記憶装置
JPS62102354A (ja) アクセス制御方式
JPS617954A (ja) 主メモリの読み出し方式
JPH0214741B2 (enrdf_load_stackoverflow)
JPS6182260A (ja) 入出力割込み制御方式
JPH1027153A (ja) バス転送装置
JPS63188233A (ja) 中央演算処理装置
JPH05334506A (ja) Ｉｃメモリカード
JPS61196336A (ja) 割込対象認識方式