JPS6075955A - チヤネル制御方式 - Google Patents
チヤネル制御方式Info
- Publication number
- JPS6075955A JPS6075955A JP18400183A JP18400183A JPS6075955A JP S6075955 A JPS6075955 A JP S6075955A JP 18400183 A JP18400183 A JP 18400183A JP 18400183 A JP18400183 A JP 18400183A JP S6075955 A JPS6075955 A JP S6075955A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- ccw
- processing
- main
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18400183A JPS6075955A (ja) | 1983-09-30 | 1983-09-30 | チヤネル制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18400183A JPS6075955A (ja) | 1983-09-30 | 1983-09-30 | チヤネル制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6075955A true JPS6075955A (ja) | 1985-04-30 |
JPH023216B2 JPH023216B2 (enrdf_load_stackoverflow) | 1990-01-22 |
Family
ID=16145581
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18400183A Granted JPS6075955A (ja) | 1983-09-30 | 1983-09-30 | チヤネル制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6075955A (enrdf_load_stackoverflow) |
-
1983
- 1983-09-30 JP JP18400183A patent/JPS6075955A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH023216B2 (enrdf_load_stackoverflow) | 1990-01-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN112631969B (zh) | 一种基于pcie接口的虚拟多通道数据传输方法和系统 | |
JP2008009817A (ja) | 半導体装置及びデータ転送方法 | |
JP3673015B2 (ja) | 半導体装置における周辺デバイス識別方法 | |
US5696992A (en) | Register access control device comprising a busy/free indicating unit | |
JPS6075955A (ja) | チヤネル制御方式 | |
JPH0572634B2 (enrdf_load_stackoverflow) | ||
US6349370B1 (en) | Multiple bus shared memory parallel processor and processing method | |
JPH11175667A (ja) | 情報カード処理装置 | |
JP4723334B2 (ja) | Dma転送システム | |
JP2785855B2 (ja) | 情報処理装置 | |
JPS63173143A (ja) | メモリインタフエ−ス回路 | |
JP3130798B2 (ja) | バス転送装置 | |
JPS62179045A (ja) | 制御装置 | |
JPS62151955A (ja) | メモリアドレツシング方式 | |
JPS63163643A (ja) | 記憶装置 | |
JPS62102354A (ja) | アクセス制御方式 | |
JPS617954A (ja) | 主メモリの読み出し方式 | |
JPH03127204A (ja) | プログラマブルコントローラと入出力装置の間の通信方法 | |
JPS6182260A (ja) | 入出力割込み制御方式 | |
JPS63188233A (ja) | 中央演算処理装置 | |
JPH05334506A (ja) | Icメモリカード | |
JPH0451849B2 (enrdf_load_stackoverflow) | ||
JPH0675789A (ja) | 情報処理装置 | |
JPH04275675A (ja) | データベース処理方式 | |
JPS60168256A (ja) | 多種ダイレクトメモリアクセスアドレス管理方式 |