JPS6070817A - 論理回路 - Google Patents

論理回路

Info

Publication number
JPS6070817A
JPS6070817A JP58178008A JP17800883A JPS6070817A JP S6070817 A JPS6070817 A JP S6070817A JP 58178008 A JP58178008 A JP 58178008A JP 17800883 A JP17800883 A JP 17800883A JP S6070817 A JPS6070817 A JP S6070817A
Authority
JP
Japan
Prior art keywords
signal
reset
circuit
switch
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58178008A
Other languages
English (en)
Japanese (ja)
Other versions
JPH056371B2 (enrdf_load_html_response
Inventor
Makio Uchida
内田 万亀夫
Akira Masaki
亮 正木
Koji Masuda
増田 孝次
Katsuji Horiguchi
勝治 堀口
Ryota Kasai
笠井 良太
Hiroshi Yoshimura
寛 吉村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Nippon Telegraph and Telephone Corp filed Critical Hitachi Ltd
Priority to JP58178008A priority Critical patent/JPS6070817A/ja
Publication of JPS6070817A publication Critical patent/JPS6070817A/ja
Publication of JPH056371B2 publication Critical patent/JPH056371B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356Bistable circuits
    • H03K3/356104Bistable circuits using complementary field-effect transistors
JP58178008A 1983-09-28 1983-09-28 論理回路 Granted JPS6070817A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58178008A JPS6070817A (ja) 1983-09-28 1983-09-28 論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58178008A JPS6070817A (ja) 1983-09-28 1983-09-28 論理回路

Publications (2)

Publication Number Publication Date
JPS6070817A true JPS6070817A (ja) 1985-04-22
JPH056371B2 JPH056371B2 (enrdf_load_html_response) 1993-01-26

Family

ID=16040941

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58178008A Granted JPS6070817A (ja) 1983-09-28 1983-09-28 論理回路

Country Status (1)

Country Link
JP (1) JPS6070817A (enrdf_load_html_response)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63103511A (ja) * 1986-10-21 1988-05-09 Oki Electric Ind Co Ltd フリツプフロツプ回路
JPS63240206A (ja) * 1987-03-27 1988-10-05 Nec Corp フリツプフロツプ回路
JPS6424504A (en) * 1987-07-20 1989-01-26 Sharp Kk Logic circuit device
US4970407A (en) * 1988-06-09 1990-11-13 National Semiconductor Corporation Asynchronously loadable D-type flip-flop
EP0637132A3 (en) * 1993-07-30 1995-09-20 Nec Corp Simple data latch circuit controlled by an enable / reset signal.
US5774005A (en) * 1995-09-11 1998-06-30 Advanced Micro Devices, Inc. Latching methodology

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5871717A (ja) * 1981-10-26 1983-04-28 Hitachi Ltd 半導体集積回路装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5871717A (ja) * 1981-10-26 1983-04-28 Hitachi Ltd 半導体集積回路装置

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63103511A (ja) * 1986-10-21 1988-05-09 Oki Electric Ind Co Ltd フリツプフロツプ回路
JPS63240206A (ja) * 1987-03-27 1988-10-05 Nec Corp フリツプフロツプ回路
JPS6424504A (en) * 1987-07-20 1989-01-26 Sharp Kk Logic circuit device
US4970407A (en) * 1988-06-09 1990-11-13 National Semiconductor Corporation Asynchronously loadable D-type flip-flop
EP0637132A3 (en) * 1993-07-30 1995-09-20 Nec Corp Simple data latch circuit controlled by an enable / reset signal.
US5774005A (en) * 1995-09-11 1998-06-30 Advanced Micro Devices, Inc. Latching methodology
US5990717A (en) * 1995-09-11 1999-11-23 Advanced Micro Devices, Inc. Latching method

Also Published As

Publication number Publication date
JPH056371B2 (enrdf_load_html_response) 1993-01-26

Similar Documents

Publication Publication Date Title
US6870412B2 (en) MTCMOS flip-flop circuit capable of retaining data in sleep mode
KR100292595B1 (ko) 저 전력 및 작은 영역의 슬립 모드를 갖는 반도체 집적 회로
US6563357B1 (en) Level converting latch
JP2982196B2 (ja) 異電源インターフェース回路
US6762957B2 (en) Low clock swing latch for dual-supply voltage design
JP3921456B2 (ja) 信号経路およびパワーゲート方法ならびにフルサイクルラッチ回路
JP3672184B2 (ja) 中継用マクロセル
JPS6070817A (ja) 論理回路
JP3120492B2 (ja) 半導体集積回路
JPH0562479A (ja) 入力バツフア再生ラツチ
JPS6271322A (ja) Mos論理回路
EP0209829B1 (en) Sequential-logic basic element and network in cmos technologyy
JPS5926134B2 (ja) ラツチ回路
JP2563570B2 (ja) セット・リセット式フリップフロップ回路
JP2936474B2 (ja) 半導体集積回路装置
TWM565921U (zh) 電壓位準移位器
TWM574790U (zh) 低功率cmos電壓位準移位器電路
JPS6334798A (ja) ラツチ回路
KR100457336B1 (ko) 더블 에지 트리거 플립 플롭 회로
KR100244415B1 (ko) 고속으로 동작하는 단일 또는 이중 에지 트리거 플립플롭 회로
JPH0157432B2 (enrdf_load_html_response)
KR100256229B1 (ko) 저전력소모를갖는d-형플립플롭회로
JPS63132527A (ja) Cmos論理回路
JP3231499B2 (ja) 半導体集積回路
JPH06177715A (ja) Rsラッチ回路