JPS6065555A - 樹脂封止半導体装置の製造方法 - Google Patents
樹脂封止半導体装置の製造方法Info
- Publication number
- JPS6065555A JPS6065555A JP58173506A JP17350683A JPS6065555A JP S6065555 A JPS6065555 A JP S6065555A JP 58173506 A JP58173506 A JP 58173506A JP 17350683 A JP17350683 A JP 17350683A JP S6065555 A JPS6065555 A JP S6065555A
- Authority
- JP
- Japan
- Prior art keywords
- resin
- unit
- heat sink
- die
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58173506A JPS6065555A (ja) | 1983-09-20 | 1983-09-20 | 樹脂封止半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58173506A JPS6065555A (ja) | 1983-09-20 | 1983-09-20 | 樹脂封止半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6065555A true JPS6065555A (ja) | 1985-04-15 |
| JPH0444416B2 JPH0444416B2 (enrdf_load_stackoverflow) | 1992-07-21 |
Family
ID=15961785
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58173506A Granted JPS6065555A (ja) | 1983-09-20 | 1983-09-20 | 樹脂封止半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6065555A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01161740A (ja) * | 1987-12-17 | 1989-06-26 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5613738A (en) * | 1979-07-13 | 1981-02-10 | Nec Home Electronics Ltd | Manufacture of semiconductor device |
-
1983
- 1983-09-20 JP JP58173506A patent/JPS6065555A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5613738A (en) * | 1979-07-13 | 1981-02-10 | Nec Home Electronics Ltd | Manufacture of semiconductor device |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01161740A (ja) * | 1987-12-17 | 1989-06-26 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0444416B2 (enrdf_load_stackoverflow) | 1992-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6065555A (ja) | 樹脂封止半導体装置の製造方法 | |
| JPS6084850A (ja) | リ−ドフレ−ム | |
| JPS6223094Y2 (enrdf_load_stackoverflow) | ||
| JPS61156845A (ja) | 樹脂封止型半導体装置用リ−ドフレ−ム | |
| JP2997182B2 (ja) | 面実装用樹脂封止半導体装置 | |
| JPS5921050A (ja) | 半導体装置の製造方法 | |
| KR970004619Y1 (ko) | 반도체 칩 | |
| JPS5940778Y2 (ja) | リ−ドフレ−ム | |
| JPH03175658A (ja) | 樹脂封止型半導体装置及びその製造方法 | |
| JPH10263717A (ja) | 半導体装置用リードフレーム | |
| JPH08124950A (ja) | 半導体装置の製造方法 | |
| JPH0760805A (ja) | 集積回路パッケージのランナーゲートの除去方法 | |
| JPH05335442A (ja) | 半導体装置の樹脂モールド方法 | |
| JPS6150379B2 (enrdf_load_stackoverflow) | ||
| JPH10135258A (ja) | 多連配線基板およびそれを用いた半導体装置の製造方法 | |
| JP2543657Y2 (ja) | 半導体製造装置 | |
| JPH02117162A (ja) | 半導体装置 | |
| JPS63136636A (ja) | 成形金型 | |
| JPH06224348A (ja) | 樹脂封止型半導体装置及びその製造方法 | |
| JP3007891B1 (ja) | 半導体中空パッケ―ジ及びその製造方法 | |
| JPS60239086A (ja) | 半導体レーザ装置 | |
| JP2714002B2 (ja) | 樹脂封止型半導体装置の製造方法 | |
| JPS61215028A (ja) | モ−ルド金型およびそれを用いた半導体装置の製造方法 | |
| JPH04385B2 (enrdf_load_stackoverflow) | ||
| JPH07111277A (ja) | 樹脂封止型半導体装置の製造方法 |