JPS6052018A - 砒化ガリウム高抵抗パタ−ン形成方法 - Google Patents
砒化ガリウム高抵抗パタ−ン形成方法Info
- Publication number
- JPS6052018A JPS6052018A JP58159814A JP15981483A JPS6052018A JP S6052018 A JPS6052018 A JP S6052018A JP 58159814 A JP58159814 A JP 58159814A JP 15981483 A JP15981483 A JP 15981483A JP S6052018 A JPS6052018 A JP S6052018A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- gallium arsenide
- molecules
- electron beam
- gas
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
- H10D64/0116—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group III-V semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
- H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
- H10P32/14—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
- H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
- H10P32/14—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase
- H10P32/1408—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase from or through or into an external applied layer, e.g. photoresist or nitride layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
- H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
- H10P32/14—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase
- H10P32/1408—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase from or through or into an external applied layer, e.g. photoresist or nitride layers
- H10P32/1414—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase from or through or into an external applied layer, e.g. photoresist or nitride layers the applied layer being silicon, silicide or SIPOS, e.g. polysilicon or porous silicon
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
- H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
- H10P32/17—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material
- H10P32/171—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material being group IV material
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
- H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
- H10P32/17—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material
- H10P32/174—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material being Group III-V material
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/90—Thermal treatments, e.g. annealing or sintering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
Landscapes
- Element Separation (AREA)
- Junction Field-Effect Transistors (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58159814A JPS6052018A (ja) | 1983-08-31 | 1983-08-31 | 砒化ガリウム高抵抗パタ−ン形成方法 |
| US06/643,194 US4605566A (en) | 1983-08-22 | 1984-08-22 | Method for forming thin films by absorption |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58159814A JPS6052018A (ja) | 1983-08-31 | 1983-08-31 | 砒化ガリウム高抵抗パタ−ン形成方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6052018A true JPS6052018A (ja) | 1985-03-23 |
| JPH0469421B2 JPH0469421B2 (https=) | 1992-11-06 |
Family
ID=15701827
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58159814A Granted JPS6052018A (ja) | 1983-08-22 | 1983-08-31 | 砒化ガリウム高抵抗パタ−ン形成方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6052018A (https=) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6377113A (ja) * | 1986-09-20 | 1988-04-07 | Fujitsu Ltd | 半導体装置の製造方法 |
| JPS63130468A (ja) * | 1986-11-21 | 1988-06-02 | 株式会社日立製作所 | 車両の傾斜制御装置 |
| JPH0451861U (https=) * | 1990-09-11 | 1992-04-30 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4847768A (https=) * | 1971-10-19 | 1973-07-06 | ||
| JPS58100422A (ja) * | 1981-12-10 | 1983-06-15 | Fujitsu Ltd | 選択拡散方法 |
-
1983
- 1983-08-31 JP JP58159814A patent/JPS6052018A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4847768A (https=) * | 1971-10-19 | 1973-07-06 | ||
| JPS58100422A (ja) * | 1981-12-10 | 1983-06-15 | Fujitsu Ltd | 選択拡散方法 |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6377113A (ja) * | 1986-09-20 | 1988-04-07 | Fujitsu Ltd | 半導体装置の製造方法 |
| JPS63130468A (ja) * | 1986-11-21 | 1988-06-02 | 株式会社日立製作所 | 車両の傾斜制御装置 |
| JPH0451861U (https=) * | 1990-09-11 | 1992-04-30 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0469421B2 (https=) | 1992-11-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3622382A (en) | Semiconductor isolation structure and method of producing | |
| US4605566A (en) | Method for forming thin films by absorption | |
| JPS5814644B2 (ja) | ヒカリデンソウロノセイゾウホウホウ | |
| US3773566A (en) | Method for fabricating semiconductor device having semiconductor circuit element in isolated semiconductor region | |
| JPS6052018A (ja) | 砒化ガリウム高抵抗パタ−ン形成方法 | |
| US6169004B1 (en) | Production method for a semiconductor device | |
| US5874352A (en) | Method of producing MIS transistors having a gate electrode of matched conductivity type | |
| JP2694625B2 (ja) | 化合物半導体基体のエッチング方法および製造方法 | |
| US6123774A (en) | Apparatus and method of manufacturing semiconductor element | |
| JP2883918B2 (ja) | 化合物半導体のパターン形成方法 | |
| JP3461219B2 (ja) | ガリウム砒素基板における選択的結晶成長方法 | |
| JPS61183925A (ja) | 電子ビ−ムド−ピング | |
| JPS6046372A (ja) | 薄膜形成方法 | |
| JPS5992997A (ja) | 分子線エピタキシヤル成長法を用いた薄膜の形成方法 | |
| JP2717165B2 (ja) | 化合物半導体の構造形成方法 | |
| JPS62216222A (ja) | イオンド−ピング機構付気相成長装置 | |
| JP3419583B2 (ja) | ガリウム砒素基板における選択的結晶成長方法 | |
| JPS61104070A (ja) | 薄膜形成法 | |
| JPS5615045A (en) | Formation of pattern | |
| JPH0773097B2 (ja) | 分子線結晶成長方法 | |
| JPS6424422A (en) | Formation of fine pattern | |
| JPH0243720A (ja) | 分子線エピタキシャル成長方法 | |
| JPS5935426A (ja) | 半導体装置の高濃度不純物拡散法 | |
| JPH02183530A (ja) | 半導体素子の作製方法 | |
| JPH0242715A (ja) | パターン形成方法 |