JPS6023983Y2 - 半導体装置用パッケ−ジ - Google Patents
半導体装置用パッケ−ジInfo
- Publication number
- JPS6023983Y2 JPS6023983Y2 JP6527878U JP6527878U JPS6023983Y2 JP S6023983 Y2 JPS6023983 Y2 JP S6023983Y2 JP 6527878 U JP6527878 U JP 6527878U JP 6527878 U JP6527878 U JP 6527878U JP S6023983 Y2 JPS6023983 Y2 JP S6023983Y2
- Authority
- JP
- Japan
- Prior art keywords
- bonding
- package
- pad
- bonding pad
- alignment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6527878U JPS6023983Y2 (ja) | 1978-05-15 | 1978-05-15 | 半導体装置用パッケ−ジ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6527878U JPS6023983Y2 (ja) | 1978-05-15 | 1978-05-15 | 半導体装置用パッケ−ジ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54167664U JPS54167664U (enrdf_load_stackoverflow) | 1979-11-26 |
JPS6023983Y2 true JPS6023983Y2 (ja) | 1985-07-17 |
Family
ID=28970191
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6527878U Expired JPS6023983Y2 (ja) | 1978-05-15 | 1978-05-15 | 半導体装置用パッケ−ジ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6023983Y2 (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6125258Y2 (enrdf_load_stackoverflow) * | 1980-08-20 | 1986-07-29 |
-
1978
- 1978-05-15 JP JP6527878U patent/JPS6023983Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS54167664U (enrdf_load_stackoverflow) | 1979-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5716889A (en) | Method of arranging alignment marks | |
JPH02177277A (ja) | 多接点コネクタの案内構造 | |
KR100454833B1 (ko) | 반도체 장치의 패키지 | |
JPS6023983Y2 (ja) | 半導体装置用パッケ−ジ | |
US6005294A (en) | Method of arranging alignment marks | |
JPH0233979A (ja) | 光半導体装置 | |
JPS63187657A (ja) | 半導体装置の製造方法 | |
JPS62188350A (ja) | リ−ドフレ−ム | |
JPH0687472B2 (ja) | フィルムキャリアテープ | |
KR100271631B1 (ko) | 반도체웨이퍼제조용얼라인키형성구조 | |
JP2578704Y2 (ja) | Icソケット | |
JPH05182971A (ja) | チップと基板の電極構造およびマルチチップモジュール | |
JPS6260223A (ja) | 半導体装置 | |
JPS5844593Y2 (ja) | ビ−ム・リ−ド型半導体装置 | |
JPH10223705A (ja) | プローブカード | |
JPH0623014Y2 (ja) | 混成集積回路用基板 | |
JPS6366957A (ja) | 半導体集積回路のパツケ−ジ | |
JPS62167252U (enrdf_load_stackoverflow) | ||
JPH02295144A (ja) | 集積回路 | |
JPS6366942A (ja) | 基板上への素子の実装方法 | |
JPH04152572A (ja) | 光点弧サイリスタ | |
JPS6252454B2 (enrdf_load_stackoverflow) | ||
JPH01258436A (ja) | Tab icのリードフレーム | |
JP2004259876A (ja) | パッケージの位置決め方法及びその装置 | |
JPS6332955A (ja) | 半導体集積回路装置 |