JPS60180321A - クロック信号発生回路 - Google Patents

クロック信号発生回路

Info

Publication number
JPS60180321A
JPS60180321A JP59036509A JP3650984A JPS60180321A JP S60180321 A JPS60180321 A JP S60180321A JP 59036509 A JP59036509 A JP 59036509A JP 3650984 A JP3650984 A JP 3650984A JP S60180321 A JPS60180321 A JP S60180321A
Authority
JP
Japan
Prior art keywords
clock signal
level
circuit
signal
pulse width
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59036509A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0411046B2 (enrdf_load_stackoverflow
Inventor
Nobukazu Iwase
信和 岩瀬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP59036509A priority Critical patent/JPS60180321A/ja
Publication of JPS60180321A publication Critical patent/JPS60180321A/ja
Publication of JPH0411046B2 publication Critical patent/JPH0411046B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/017—Adjustment of width or dutycycle of pulses

Landscapes

  • Manipulation Of Pulses (AREA)
JP59036509A 1984-02-28 1984-02-28 クロック信号発生回路 Granted JPS60180321A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59036509A JPS60180321A (ja) 1984-02-28 1984-02-28 クロック信号発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59036509A JPS60180321A (ja) 1984-02-28 1984-02-28 クロック信号発生回路

Publications (2)

Publication Number Publication Date
JPS60180321A true JPS60180321A (ja) 1985-09-14
JPH0411046B2 JPH0411046B2 (enrdf_load_stackoverflow) 1992-02-27

Family

ID=12471796

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59036509A Granted JPS60180321A (ja) 1984-02-28 1984-02-28 クロック信号発生回路

Country Status (1)

Country Link
JP (1) JPS60180321A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01268310A (ja) * 1988-04-20 1989-10-26 Fujitsu Ltd クロック回路
JPH04348611A (ja) * 1991-05-27 1992-12-03 Nec Kyushu Ltd パルス発生回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5787620A (en) * 1980-11-20 1982-06-01 Fujitsu Ltd Clock generating circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5787620A (en) * 1980-11-20 1982-06-01 Fujitsu Ltd Clock generating circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01268310A (ja) * 1988-04-20 1989-10-26 Fujitsu Ltd クロック回路
JPH04348611A (ja) * 1991-05-27 1992-12-03 Nec Kyushu Ltd パルス発生回路

Also Published As

Publication number Publication date
JPH0411046B2 (enrdf_load_stackoverflow) 1992-02-27

Similar Documents

Publication Publication Date Title
JPH0282713A (ja) スイッチング補助回路
US4689497A (en) Master-slave type flip-flop circuits
JP3144374B2 (ja) 信号変化加速バス駆動回路
JP3815209B2 (ja) クロック信号からのパルス信号の生成
JP2875199B2 (ja) ノイズを遮断するアドレスバッファー
US5323065A (en) Semiconductor integrated circuit device having edge trigger flip-flop circuit for decreasing delay time
JPH01200819A (ja) メモリ集積回路
JP2805466B2 (ja) メモリのアドレス遷移検出回路
JPS60180321A (ja) クロック信号発生回路
US5617563A (en) Duty cycle independent tunable clock
KR100486261B1 (ko) 스큐가 없는 듀얼 레일 버스 드라이버
US4565934A (en) Dynamic clocking system using six clocks to achieve six delays
KR960004566B1 (ko) 스태틱 램(sram)의 어드레스 입력회로
JP2541244B2 (ja) クロック発生回路
JPH04306013A (ja) ラッチ回路装置
KR100282420B1 (ko) 입력버퍼회로
JPH07131308A (ja) クロックスキュー抑制回路
KR930010940B1 (ko) 입력인지 회로
KR100356525B1 (ko) 펄스 발생 회로
JP2897540B2 (ja) 半導体集積回路
KR930001440B1 (ko) 클록 오우버래핑 방지회로
JPH04183017A (ja) フリップフロップ回路
JP2689533B2 (ja) Ｃｍｏｓバッファ回路
SU732841A1 (ru) Блок согласовани с магистралью
JP2644556B2 (ja) 外部制御分周器